

Europäisches Patentamt

European Patent Office Office européen des brevets



EUROPEAN PATENT APPLICATION

(12)

(43) Date of publication: 07.06.2000 Bulletin 2000/23

37.08.2000 Bulletin 2000/23

(21) Application number: 99124230.6

(51) Int cl.⁷: **H01L 29/49**, H01L 29/786, H01L 21/336, H01L 27/12, H01L 21/84, G02F 1/1368

(22) Date of filing: 03.12.1999

(84) Designated Contracting States:

AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE
Designated Extension States:
AL LT LV MK RO SI

Atsugi-shi, Kanagawa-ken 243-0036 (JP)

Ohtani, Hisashi

Suzawa, Hideomi

Atsugi-shi, Kanagawa-ken 243-0036 (JP)

Takayama, Toru

Atsugi-shi, Kanagawa-ken 243-0036 (JP)

(30) Priority: 03.12.1998 JP 34474698

(71) Applicant:
SEMICONDUCTOR ENERGY LABORATORY CO.,
LTD.
Atsugl-shi Kanagawa-ken 243-0036 (JP)


(72) Inventors:
• Yamazaki, Shunpel
Atsugi-shi, Kanagawa-ken 243-0036 (JP)

(74) Representative:
Grünecker, Kinkeldey,
Stockmair & Schwanhäusser
Anweitssozietät
Maximillanstrasse 58
80538 München (DE)

(54) MOS thin film transistor and method of fabricating same

(57) There is provided a crystalline TFT in which reliability comparable to or superior to a MOS transistor can be obtained and excellent characteristics can be obtained in both an on state and an off state. A gate electrode of the crystalline TFT is formed of a laminate structure of a first gate electrode made of a semiconductor material and a second gate electrode made of a

metal material. An n-channel TFT includes an LDD region, and a region overlapping with the gate electrode and a region not overlapping with the gate electrode are provided, so that a high electric field in the vicinity of a drain is relieved, and at the same time, an increase of an off current is prevented.



Printed by Xeron (UK) Business Bervices 2.16.7 (PRS)3.6

SA 683 300 1 93

EP 1 006 589 A2

Description

BACKGROUND OF THE INVENTION

Field of the Invention

ductor device including a circuit constituted by a thin film transistor on a substrate having an insulating surface and a method of fabricating the same. For example, the invention relates to a structure of an electro-optical device typlified by a liquid crystal display device, and an electronic equipment incorporating the electro-optical device. Incidentally, in the present specification, the term "semiconductor device" indicates any devices functioning by using semiconductor characteristics, and includes the foregoing electro-optical device end the electronic equipment incorporating the electro-optical device in its category.

2. Description of the Related Art

[0002] Attention has been paid to a technical development for fabricating an active matrix type liquid crystal display device by forming a thin film transistor 25 (hereinafter referred to as a "TFT") on a transparent glass substrate. Particularly, since high mobility can be obtained for a TFT (crystalline TFT) including an active layer of a semiconductor film having crystal structure, it has become possible to realize image display with high 30 fineness by integrating functional circuits on the same substrate.

[0003] In the present specification, the semiconductor film having crystal structure includes a single crystal semiconductor, a polycrystal semiconductor, and a microcrystal semiconductor, and further, includes a semiconductor disclosed in Japanese Patent Application Lald-open Nos. Hei. 7-130652, Hei. 8-78329, Hei. 10-135468, or Hei. 10-135469.

10004] in order to construct an active matrix type liquid crystal display device, one million to two million crystalline TFTs are required for only a pixel matrix circuit (hereinafter referred to as a 'pixel portion'), and further, when functional circuits provided at the periphery are added, more crystalline TFTs have been required. The specification required for the liquid crystal display device is severe, and in order to stably perform image display, it has been necessary to secure reliability of each crystalline TFT.

foods] The characteristics of a TFT can be considered by dividing them into two states of an on state and an off state. The characteristics such as an on current, mobility, S-value, and threshold value can be known from the characteristics of the on state. In the characteristics of the on state, in the characteristics of the on state, attached to an off current

8

[0006] The pixel portion of the active matrix type liquid crystal display device is constructed by arranging n-

channel TFTs two-dimensionally, and is driven by appilcation of a voltage having an amplitude of about 15 to 20 V. Here, it is natural that the characteristics of the on state are satisfied, and further, it has been necessary that the off current is sufficiently lowered. [0007] On the other hand, a driver circuit provided at the periphery of the pixel portion is constructed using a CMOS circuit as a base, and is made up of a shift register, a level shifter, a buffer circuit, and a sampling circuit. In these circuits, importance has been attached mainly to the characteristics of the on state.

[0008] However, the crystalline TFT has a problem that the off current is apt to become high.
[0009] Besides, the crystalline TFT has been

regarded as being inferior to a MOS transistor (transistor fabricated on a single crystal semiconfuctor substrate) used for an LSI or the like in reliability. For example, when the crystalline TFT is continuously driven, a deterioration phenomenon, such as a decrease in mobility or on current (current flowing when a TFT is in an on state), or an increase in off current (current flowing when a TFT is in an off state), has been sometimes observed. It has been considered that this cause is a hot carrier effect, and hot carriers generated by a high electric field in the vicinity of a drain cause the deterioration phenomenon.

[0010] In the MOS transistor, as a method of decreasing the off current and relieving the high electric field in the vicinity of the drain, a low concentration drain (LDD: Lightly Doped Drain) structure has been known. In this structure, an impurity region having a low concentration is provided outside of a channel region, and this low concentration impurity region is called an LDD realon.

structure is formed also in the crystalline TFT. For example, Japanese Patent Application Laid-open No. Hei. 7-202210 discloses such a technique that a gate electrode is made a two-layer structure having two tayons of different widths, the width of an upper layer is formed to be smaller than the width of a lower layer, and ion implantation is performed using the gate electrode as a mask, so that an LDD region is formed by one step of ion implantation using a difference in intrusion depth of lons which is caused from a difference in thicknesses of the two layers of the gate electrode. The TFT has such a structure that the gate electrode exists just over the DD region is formed by one step of such a structure that the gate electrode exists just over

the LDD region, that is, a gate overlap structure.
[0012] The gate overlap structure is known as GOLD (Gate-drain Overlapped LDD) structure, LATID (Large-till-angle implanted drain) structure, ITLDD (Inverse TLDD) structure, or the like. By this, the high electric field in the vicinity of the drain is relieved to prevent the hot carrier effect, and reliability can be improved. For example, in "Mutsuko Hatano, Hajime Aklmoto and Takeshi Sakai, IDEM 97 TECHNICAL DIGEST, p 523-526, 1977", it is ascerbined that extremely excellent reliability can be obtained in the

GOLD structure with a side wall formed of silicon as compared with TFTs of other structures.

paper has a problem that the off current becomes high as compared with a normal LDD structure, and a countermeasure therefor has been necessary. Particularly, in an n-channel TFT constituting a pixel matrix circuit (herehafter referred to as a "pixel TFT"), if the off current is increased, consumed electric power is increased and an abnormally appears on image display. Thus, it has not been possible to apply a crystalline TFT of the GOLD structure as it is.

SUMMARY OF THE INVENTION

10014) The present invention is a technique to solve such problems, and has an object to realize a crystalline TFT which has reliability comparable to or superior to a MOS transistor, and has excellent characteristics in both of the on state and off state. Another object of the invention is to realize a highly reliable semiconductor device including a semiconductor circuit formed of such a crystalline TFT.

rent

8 ĸ 23 region, and a drain region. Fig. 20(1B) shows Vg-td Ine shows characteristics in a deteriorated state. In this structure, both the on current and the off current become high, and the deterioration is also high. Thus, in on the basis of findings obtained before now, structures Vg side shows characteristics of an off state. A solid line general, the TFT in this structure has not been used characteristics obtained for the structures. Fig. 20(1A) shows the most basic TFT structure in which a semiconductor layer is constituted by a channel region, a source characteristics of an n-channel TFT, and its +Vg side shows characteristics of an on state of the TFT, and its shows characteristics in an initial state, and a broken Figs. 20(1A) to 20(4B) schematically show, of TFTs and Vg-Id (gate voltage versus drain current) without any change.

8 3 8 been possible to suppress deterioration of an on cur-LDD region is added as compared with the structure of Fig.20(1A), and the LDD region does not overlap with a to some degree, it has not been possible to prevent rent, there has been a defect that an off current The structure of Fig. 20(2A) is such that an although it has been possible to suppress an off current deterioration of an on current. The structure of Fig. 20(3A) is such that an LDD region completely overlaps with a gate electrode, and is called the GOLD structure. At this time, as shown In Fig. 20(3B), although it has gate electrode. At this time, as shown in Fig. 20(2B), increases as compared with the LDD structure. [0016]

increases as compared with the LUU structure.

[0017] Thus, in the structures shown in Figs.

20(1A), 20(2A), and 20(3A), it has been impossible to concurrently satisfy both of the characteristics of the on region and the characteristics of the off region necessary for a pixel portion together with a problem of rellability. However, as shown in Fig. 20(4A), an LDD region

53

is made to have such a structure that a portion overlapping ping with a gate electrode and a portion not overlapping with the gate electrode are formed. By adopting this structure, it becomes possible to sufficiently suppress deterioration of an on current and to reduce an off cur-

obtained through the following consideration. When a negative voltage is applied to a gate electrode of an n-channel TFT of the structure shown in Fig. 20(3A), that is, when an off state is produced, in an LDD region formed to overlap with the gate electrode, a hole is induced at its interface against a gate insulating film as the negative voltage increases, so that a current path by a minority carrier connecting a drain region, the LDD region and a channel region is formed. At this time, when a positive voltage is applied to the drain region, since the hole flows toward the source region side, it is considered that this is a cause of increasing the off cur-

10019] The present inventor has considered that in order to cut off such a current path on the way, it is sufficient if such an LDD region that the minority carrier is not stored even if the gate voltage is applied is provided. The present invention relates to a thin film transistor having such a structure and a circuit using this thin film

[0020] Thus, in a semiconductor device comprising: a semiconductor layer; a gate insulating film formed to be in contact with the semiconductor layer; and a gate electrode formed to be in contact with the gate insulating film, the structure of the present invention is characted in that:

the gate electrode includes:

a first layer of the gate electrode made of a semiconductor film formed to be in contact with the gate insulating film; and

a second layer of the gate electrode formed to be in contact with the first layer of the gate electrode:

the semiconductor layer includes:

a channel formation region;

a first impurity region of one conductivity type; and

a second impurity region of the one conductivity type sandwiched between the channel formation region and the first impurity region of
the one conductivity type and being in contact
with the channel formation region; and

a part of the second impurity region of the one conductivity type overlaps with the first layer of the gate electrode through the gate insulating film.

EP 1 006 589 A2

[0021] Also, in a semiconductor device comprising: a semiconductor layer; a gate insulating film formed to be in contact with the semiconductor layer; and a gate electrode formed to be in contact with the gate insulating film, another structure of the present invention is characterized in that the gate electrode includes:

a first layer of the gate electrode made of a semiconductor film formed to be in contact with the gate Insulating film; and

a second layer of the gate electrode formed to be in contact with the first layer of the gate electrode and to be disposed inside the first layer of the gate electrode.

the semiconductor layer includes:

35

a channel formation region; a first impurity region of one conductivity type; a second impurity region of the one conductivity type sendwiched between the channel formation region and the first impurity region of the one conductivity type and being in contact with the channel formation region; and

a part of the second impurity region of the one conductivity type overlaps with the first layer of the gate electrode through the gate insulating film.

8

10022) Further, in a semiconductor device comprising: a semiconductor layer, a gate insulating film formed
to be in contact with the semiconductor layer, and a
gate electrode formed to be in contact with the gate
insulating film, another structure of the present invenition is characterized in that:

35

the gate electrode includes:

a first layer of the gate electrode made of a semiconductor film formed to be in contact with the gate insulating film; and

a second layer of the gate electrode formed to be in contact with the first layer of the gate electrode and having a length in a channel length direction shorter than the first layer of the gate

the semiconductor layer includes:

a channel formation region;

a first impurity region of one conductivity type;

a second impurity region of the one conductivity type sandwiched between the channel formation region and the first impurity region of the one conductivity type and being in contact with the channel formation region; and

transistor includes:

a part of the second impurity region of the one conductivity type overlaps with the first layer of the gate electrode through the gate insulating film.

prising: a semiconductor layer; a gate insulating film formed to be in contact with the semiconductor layer; and a gate electrode formed to be in contact with the semiconductor layer; and a gate electrode formed to be in contact with the gate insulating film, enother structure of the present in invention is characterized in that:

the gate electrode has a structure of two layers having different lengths in a channel length direction and includes: a first layer of the gate electrode made of a semiconductor film formed to be in contact with the gate insulating film; and a second layer of the gate electrode formed to be in contact with the first layer of the gate electrode and having a length in the channel length direction shorter than the first layer of the gate

8

the semiconductor layer includes:

a channet formation region;

a first impurity region of one conductivity type;

a second impurity region of the one conductivity type sandwiched between the channel formation region and the first impurity region of the one conductivity type and being in contact with the channel formation region; and a part of the second impurity region of the one conductivity type overlaps with the first layer of the gate electrode through the gate insulating film.

40 [0024] In the above structures, it is premised that a concentration of the impurity element of the one conductivity type in the second impurity region is lower than a concentration of the impurity element of the one conductivity type in the first impurity region.

(10025) Further, the present invention is characterized in that a semiconductor layer of the one conductivity type, an insulating film formed to be in contact with the semiconductor layer, and an electrode made up of a semiconductor film formed to be in contact with the insulating film, form a capacitance, and the semiconductor layer of the one conductivity type is connected with the first impurity region.

pozej Also, in a semiconductor device comprising: a pixel portion including an n-channel thin film transistor, another structure of the present invention is characterized in that: a gate electrode of the n-channel thin film

EP 1 006 589 A2

00

a first layer of the gate electrode made of a semiconductor film formed to be in contact with a gate insulating film; and a second layer of the gate electrode formed to be in contact with the first layer of the gate electrode;

a semiconductor layer of the n-channel thin film transistor Includes:

a channel formation region;

5 2 ductivity type and being in contact with the channel a first impurity region of one conductivity type; and second impurity region of the one conductivity type sandwiched between the channel formation region and the first impurity region of the one conformation region; and

8 conductivity type overlaps with the first layer of the gate electrode through the gate insulating a part of the second impurity region of the one

ĸ transistor and a p-channel thin film transistor, another prising: a CMOS circuit including an n-channel thin film structure of the present Invention is characterized in that Still further, in a semiconductor device coma gate efectrode of the n-channel thin film translator

8 a first layer of the gate electrode made of a semiconductor film formed to be in contact with a gate Insulating film; and

a second layer of the gate electrode formed to be in contact with the first layer of the gate electrode; a semiconductor layer of the n-channel thin film transistor includes:

a channel formation region;

a first impurity region of one conductivity type; and a second impurity region of the one conductivity region and the first impurity region of the one contype sandwiched between the channel formation ductivity type and being in contact with the channel formation region; and

conductivity type overlaps with the first layer of the gate electrode through the gate insulating a part of the second impurity region of the one

8 prising: a pixel portion including an n-channel thin film nel thin film transistor and a p-channel thin film transisanother structure of the present invention is transistor; and a CMOS ctroutt formed with an n-chancharacterized in that a gate electrode of the n-channel Yet further, in a semiconductor device comthin film translator includes:

a first layer of the gate electrode made of a semiconductor film formed to be in contact with a gate insulating film; and a second layer of the gate electrode formed to be in contact with the first layer of the gate electrode; a semiconductor layer of the n-channel thin film transistor includes:

channel formation region;

a second impurity region of the one conductivity type sandwiched between the channel formation region and the first impurity region of the one conductivity type and being in contact with the channel a first impurity region of one conductivity type; and formation region; and a part of the second impurity region of the one conductivity type overlaps with the first layer of the gate electrode through the gate insulating in the above-mentioned structures of the present Invention, a length of the second layer of the gate electrode of the n-channel thin film transistor is made shorter in a channel length direction than that of the first layer of the gate electrode.

Also, in the above-mentioned structures of the present invention, It is characterized in that a semiconductor layer of the one conductivity type, an insulating film formed to be in contact with the semiconductor layer, and an electrode made of a semiconductor film formed to be in contact with the insulating film, form a capacitance; and the capacitance is connected with the n-channel or p-channel thin film transistor. And, the semiconductor layer of the one conductivity type may be continuously formed with the semiconductor layer of the n-channel or p-channel thin film transistor. [0030]

(0031) In addition, in the structure of the present invention, it is preferable that the first layer of the gate ments selected from the group consisting of silicon (Si) and germanium (Ge), or a compound containing the element as its main ingredient, and the second layer of the gate electrode is made of one kind or plural kinds of elements selected from the group consisting of titanium (71), tantalum (Ta), tungsten (W), and molybdenum (Mo), or a compound containing the element as its main electrode is made of one kind or plural kinds of elengredlent. 45

Also, another structure of the present invention is characterized by comprising:

8

a step of forming a semiconductor layer on a suba step of forming a gate insulating film to be in con-

a step of forming a first conductive film to be in contact with the semiconductor layer; tact with the gate insulating film;

40

EP 1 006 589 A2

a step of forming a second conductive film to be in contact with the first conductive film;

a step of forming a second layer of a gate electrode from the second conductive film; a first impurity adding step of selectively adding an Impurity element of one conductivity type to the semiconductor layer;

a step of forming a first layer of the gate electrode from the first conductive film; and

a second impurity adding step of selectively adding an impurity element of the one conductivity type to the semiconductor layer.

Further, another structure of the present invention is characterized by comprising:

5

a step of forming a semiconductor layer on a sub-

a step of forming a gate insulating film to be in contact with the semiconductor layer;

a step of forming a first conductive film to be in contact with the gate insulating film;

a step of forming a second conductive film to be in contact with the first conductive film;

a step of forming a second layer of a gate electrode from the second conductive film;

a first impurity adding step of selectively adding an Impurity element of one conductivity type to the semiconductor layer; a step of forming a first layer of the gate electrode a second impurity adding step of selectively adding from the first conductive film;

8

an Impurity element of the one conductivity type to a step of removing a part of the first layer of the gate the semiconductor layer, and

Still further, another structure of the present Invention is characterized by comprising: a step of forming a first semiconductor layer and a tact with the first semiconductor layer and the seca step of forming a gate insulating film to be in consecond semiconductor layer on a substrate; and semiconductor layer;

a step of forming a second conductive film to be in a step of forming a first conductive film to be in contact with the gate insulating film;

a step of forming a second layer of a gate electrode contact with the first conductive film; from the second conductive film;

a first impurity adding step of selectively adding an impurity element of one conductivity type to at least the first semiconductor layer;

a third impurity adding step of selectively adding an Impurity element of a conductivity type opposite to the one conductivity type to the second semiconductor layer;

a step of forming a first layer of the gate electrode from the first conductive film; a second impurity adding step of selectively adding an impurity element of the one conductivity type to at least the first semiconductor layer.

Yet further, another structure of the present Invention is characterized by comprising: a step of forming a first semiconductor layer and a

5

a step of forming a gate insulating film to be in contact with the first semiconductor layer and the seca step of forming a first conductive film to be in consecond semiconductor layer on a substrate; ond semiconductor layer;

a step of forming a second conductive film to be in tact with the gate insulating film;

a step of forming a second layer of a gate electrode contact with the first conductive film;

from the second conductive film;

8

a first impurity adding step of selectively adding an impurity element of one conductivity type to at least the first semiconductor layer;

Impurity element of a conductivity type opposite to a third impurity adding step of selectively adding an the one conductivity type to the second semiconductor layer;

52

a step of forming a first layer of the gate electrode from the first conductive film;

an impurity element of the one conductivity type to a second impurity adding step of selectively adding a step of removing a part of the first layer of the gate at least the first semiconductor layer; and

In the above-mentioned structure of the present invention, the first layer of the gate electrode is

made of one kind or plural kinds of elements selected from the group consisting of silicon (SI) and germanium (Ge), or a compound containing the element as its main ingredient, and the second layer of the gate electrode is made of one kind or plural kinds of elements selected from the group consisting of titanium (Ti), tantaium (Ta), tungsten (W), and molybdenum (Mo), or a compound containing the element as its main ingredient. \$ \$ ĸ

BRIEF DESCRIPTION OF THE DRAWINGS

[0037]

Figs. 1A to 1F are sectional views showing fabricat-

Ing steps of a TFT. Figs. 2A, 2B and 2C are a sectional view, a top view, and a chrouit diagram of an inverter chrouit.

Figs. 3A to 3C are views for explaining the positional relation between a gate electrode and a secand impurity region.

S

Figs. 4A to 4C are sectional views showing fabricat-

Ξ

EP 1 006 589 A2

Figs. 5A to 5C are sectional views showing fabricat-

Fig. 6 is a sectional view of an active matrix sub-

Flgs. 7A and 7B are sectional views showing fabri-

Figs. 8A and 8B are sectional views showing fabricating steps of a TFT. cating steps of a TFT. Fig. 9 is a perspective view of an active matrix sub-

Figs. 10A and 10B are partlal top views of an active

Figs. 11A and 11B are sectional views showing fabmatrix circuit and a CMOS circuit.

Figs. 12A and 12B are views showing fabricating ricating steps of a liquid crystal display device. steps of a crystalline silicon film.

Figs. 13A and 13B are views showing fabricating

Figs. 14A and 14B are views showing fabricating steps of a crystalline silicon film. steps of a crystalline silicon film.

Figs. 15A and 15B are views showing fabricating

Figs. 16A and 16B are sectional views showing fabsteps of a crystalline sillcon film.

18A to 18D are views showing structural Fig. 17 Is a circuit block diagram of an embodiment of an active matrix type liquid crystal display device. examples of TFTs of the present invention. ricating steps of a TFT. Figs.

Figs. 19A to 19E are views showing examples of

Figs. 21A and 21B and 21C are circuit diagrams of Figs. 20(1A) to 20(4B) are views showing structures of TFTs and their electrical characteristics. semiconductor devices. the present Invention.

acteristics of a thresholdless antiferroelectric liquid 22 is a view showing light transmittence charFigs. 23A to 23D are views showing examples of semiconductor devices.

Figs. 24A to 24D are views showing examples of semiconductor devices.

Figs. 25A to 27C are views showing fabricating steps of a TFT.

Figs. 28A and 28B are plan views showing a part of

5

Figs. 29A and 29B are cross-sectional views of an active matrix substrate.

Figs.30A to 30C are views showing fabricating Figs. 28A and 28B.

Figs.31A and 31B are views showing fabricating steps of the present Invention.

띠 Fig.32B is a cross-sectional view showing the Fig.32A is a plan view showing an EL display. display of Fig.32A.

Fig.33A is a plan view showing an EL display. Fig.33B is a cross-sectional view showing the EL display of Fig. 33A.

Fig.34 is a cross-sectional view showing a pixel por tion of an EL display. Fig.35A is a plan view showing the pixel portion of the EL display of Fig.34.

Fig.35B is a circuit diagram of the pixel portion of

Fig.36 is a cross-sectional view showing a pixel por tion of an EL display.

DETAILED DESCRIPTION OF THE INVENTION 5

Embodiment Mode 1

tion will be described with reference to Figs. 1A to 1F and Figs. 2A to 2C. Here, a description will be made on an example in which an n-channe! TFT and a p-channel TFT are fabricated on a substrate at the same time to form an inverter circuit as a basic structure of a CMOS The mode of carrying out the present inven-5

As a substrate 101 having an insulating surface, a glass substrate, a plastic substrate, a ceramic substrate, or the like may be used. Besides, a silicon substrate in which an insulating film such as a silicon oxide film is formed on its surface, or a stainless substrate may be used. A quartz substrate may also be [0038]

made of the silicon nitride film is formed to a thickness made of the sillcon oxide film is formed to a thickness of film and an under film 103 made of a silicon oxide film are formed on a surface of the substrate 101 on which a by a plasma CVD method or a sputtering method, and are provided in order to prevent an impurity from diffusing from the substrate 101 to a semiconductor layer. For that purpose, it is appropriate that the under film 102 of 20 to 100 nm, typically 50 nm, and the under film 103 An under film 102 made of a silicon nitride TFT is to be formed. These under films may be formed 50 to 500 nm, typically 150 to 200 nm. [0040]

formed of only the under film 102 made of the silicon nitride film or the under film 103 made of the silicon Of course, although the under film may be oxide film, it is preferable to make a two-layer structure In view of reliability of a TFT. [0041]

As a semiconductor layer formed to be in contact with the under film 103, it is desirable to use a or a sputtering method and crystallizing it by a solid phase growth method such as a laser crystallizing method or a heat treatment. It is also possible to apply a microcrystalline semiconductor formed by the foregoing film formation method. As a semiconductor material which can be applied here, silicon (SI), germanium (Ge), silicon germanium alioy, and silicon carbide can be enumerated, and in addition, a compound semiconcrystalline semiconductor obtained by forming an amorphous semiconductor by a film formation method such as a plasma CVD method, a low pressure CVD method, ductor material such as galllum arsenide may be used. [0042]

strate according to its structure and fabricating method, tered trademark by SOITEC Inc.) or the like may be the substrate 101, a single crystal silicon layer is formed trademark by Canon Inc.) substrate, Smart-Cut (regis-Atternatively, an SOI (Silicon On Insulators) substrate in which, as a semiconductor layer formed on may be used. Some kinds are known for the SOI suband typically, SIMOX (Separation by Implanted Oxygen), ELTRAN (Epitaxial Layer Transfer: registered used. Of course, other SOI substrates may be used.

as a sputtering method or an evaporation method, it is ment at 400 to 500°C is preferably carried out to remove hydrogen from the film so that the hydrogen content is desirable that the concentration of an impurity element amorphous semiconductor film fabricated by a plasma CVD method, It is desirable that a heat treatmade 5 atom% or less. Although an amorphous silicon film may be formed by another fabricating method such contained in the film, such as oxygen or nitrogen, is suf-The semiconductor layer is formed to a thickness of 10 to 100 nm, typically 50 nm. Although hydrogen at a concentration of 10 to 40 atm% is contained in ficiently reduced. [0044]

phere, so that it became possible to prevent pollution of the surface, and it was possible to reduce fluctuation in phous semiconductor film are formed by the plasma Here, both of the under film and the amor-CVD method, and at this time, the under film and the amorphous semiconductor film may be continuously formed in vacuum. In this case, after the under film was formed, the surface was not exposed to the air atmoscharacteristics of formed TFTs.

8

technique or thermal crystallizing technique may be used. Especially, if a crystalline semiconductor film is formed by the thermal crystallizing technique using a catalytic element, excellent TFT characteristics can be As a step of crystallizing the amorphous semiconductor film, a well-known laser crystallizing obtained. [0046]

The thus formed crystalline semiconductor film was patterned, so that Island-like semiconductor layers 104 and 105 were formed. [0047]

formed to cover the Island-like semiconductor layers a plasma CVD method or a sputtering method, and it is Next, a gate insulating film 106 containing silicon oxide or silicon nitride as its main ingredient is 104 and 105. The gate Insutating film 106 is formed by appropriate that the thickness is made 10 to 200 nm, preferably 50 to 150 nm. [0048]

A first conductive film 107 which became a tor film containing SI or Ge as its main ingredient, and first layer of a gate electrode and a second conductive film 108 which became a second layer of the gate electrode were formed on the surface of the gate insulating this semiconductor film may be added with an impurity slement to give an n type or p type conductivity type. It is appropriate that the thickness of the first conductive film 106. The first conductive film 107 is a semiconduc-[0049]

film 107 is made 5 to 50 nm, preferably 10 to 30 nm.

electrode, and the concentration of the impurity to be added, the condition of the first impurity addition step is determined. When the foregoing thickness range was of the gate electrode is Important. This is the first layer of the gate efectrode. Actually, in view of the thicknesses of the gate insulating film 106 and the first conductive film 107 as the first layer of the gate adopted, it was possible to add the impurity element to the semiconductor layer. However, if the thicknesses of the gate insulating film 108 and the first conductive film 107 as the first layer of the gate electrode are varied by 10% or more of a predetermined original value, the con-Control of the thicknesses of the gate Insulating film 108 and the first conductive film 107 as the because in a first impurity addition step subsequently carried out, an impurity to give the n type is added to the semiconductor layers 104 and 105 through the gate insulating film 106 and the first conductive film 107 as centration of an add impurity is reduced.

fum (Ta), tungsten (W), and molybdenum (Mo), or a compound mainly containing these elements. This is considered to reduce electric resistance of the gate electrode, and for example, Mo-W compound may be used, it is appropriate that the thickness of the second becomes the second layer of the gate efectrode may be formed of an element selected from titanium (TI), tantaconductive film 108 is made 200 to 1000 nm, typically [0051] The second conductive film 108 400 nm (Flg. 1A). Next, a resist mask was formed by using a out. Then, as shown in Fig. 1B, second layers 109 and ductive film 107. The length of the second layer of the determined according to required characteristics of a 110 of the gate electrode were formed on the first congate electrode in a channel length direction is suitably well-known patterning technique, and a step of removing a part of the second conductive film 108 was carried TFT, and it was made 3 µm here. [0052] 33

x 10¹⁸ atoms/cm³. Then, regions 111, 112, 113 and 114 and the first conductive film 107 to the semiconductor layer thereunder, an acceleration voltage was set as layer were formed. Part of the regions formed here where phosphorus was added are made second Impu-[0053] Then, a step of adding a first impurity element to give the n type was carried out. As an impurity element to give the n type to a crystalline semiconductor material, phosphorus (P), arsenic (As), antimony (Sb) and the like are known. Here, phosphorus was used and the step was carried out with an ion doping method using phosphine (PH₃). In this step, for the purpose of adding phosphorus through the gate insutating film 106 high as 80 keV. It is preferable that the concentration of phosphorus added to the semiconductor layer is within where phosphorus was added into the semiconductor the range of 1 x 10¹⁶ to 5 x 10¹⁹ atoms/cm³ (typically 1 to 5 x 1018 atoms/cm3), and here, it was made rity regions functioning as LDD regions (Fig. 1B). \$ S

to give the p type, boron (B), aluminum (AI), and gallium of 2 x 10^{20} atoms /cm³. Then, as shown in Fig. 1C, third [0055] A step of adding a third impurity element to give a p type was carried out only in a region where a pchannel TFT was to be formed. As an impurity element (B₂H₆). Also in this step, an acceleration voltage was (Ga) are known. Here, boron was added as the impurity element by an lon doping method using diborane made 80 keV, and boron was added at a concentration impurity regions 119 and 120 where boron was added at a high concentration were formed (Fig. 1C).

resist mask 123 is used as a mask for forming a first Impurity region which becomes a source region and a drain region in the n-channel TFT. That is, by the shape of the resist mask 123, it is possible to freely set the area of the region where the first impurity region is formed in the region where the semiconductor layer 104 After the resist mask 118 was completely removed, resist masks 123 and 124 were formed. The

ଚ୍ଚ rly region 125 which became a source region and a first impurity region 126 which became a drain region were 123 was formed, and a step of adding a second impurity formed. Here, the step was carried out by an lon doping ing film 106 to the semiconductor layer thereunder, an centration is made 1 x 10^{20} to 1 x 10^{21} atoms/cm³ (typically, 1 x 10^{20} to 5 x 10^{20} atoms/cm³), and here, it Here, as shown in Fig. 1C, the resist mask element to give the n type was carried out. A first impumethod using phosphine (PH₃). Also in this step, for the purpose of adding phosphorus through the gate Insulatacceleration voltage was set as high as 80 keV. The concentration of phosphorus in this region is high as compared with the step of adding the first impurity element to give the n type, and it is preferable that the conwas made 1 x 10²⁰ atoms/cm³.

conductive films 121 and 122 were exposed were removed by etching using the resist mask 123. By doing so, it was possible to effectively carry out the step of adding the second impurity element to give the n type Prior to this step, the regions where the first [0058]

removed, and resist masks 130 and 131 were newly TFT was important in determination of the structure of and by this length of the resist mask, it was possible to Further, the resist masks 123 and 124 were the channel length direction formed in the n-channel the TFT. The resist mask 130 is provided for the purfreely determine a region where the second impurity formed. In this step, the length of the resist mask 130 in pose of removing a part of the first conductive film 127, region overlaps with the gate electrode and a region [0059]

where the second impurity region does not overlap with the gate electrode within a certain range (Fig. 1E).

Then a first layer 132 of the gate electrode was formed as shown in Fig. 1F.

and 110 of the gate electrode. Further, a first interlayer insulating film 134 was formed thereon. The silicon nitride film 133 was formed to a thickness of 50 nm, and Then a sillcon nitride film 133 was formed on the surfaces of the gate Insulating film 106, the first layer 132 of the gate electrode, and the second layers 109 the first interlayer insulating film 134 was formed of a silloon oxide film having a thickness of 950 nm.

This was effective in an object of preventing oxidation of The silicon nitride film 133 formed here was the surfaces of the second layers 109 and 110 of the necessary to carry out a next step of heat treatment. [0062]

treatment so that the impurity elements added at each concentration to give the n type or p type were activated. This step may be carried out by a thermal It was necessary to carry out the step of heat gate electrode. [0063]

annealing method using an electric heating furnace, the foregoing laser annealing method using an excimer ness of 100 nm, an Al film containing TI and having a thickness of 300 nm, and a TI film having a thickness of laser, or a rapid thermal annealing method (RTA method) using a halogen lamp. However, although the substrate heating temperature, it has been difficult to ment was carried out in a nitrogen atmosphere at 300 to Thereafter, the first interlayer insulating film leser annealing method can make activation at a low make activation up to a region concealed under the gate electrode. Thus, here, the step of activation was carried out by the thermal annealing method. The heat treat-134 and the silicon nitride film 133 were subjected to patterning so that contact holes reaching the source example, the respective electrodes were used as a 700°C, preferably 350 to 550°C, here 450°C for 2 hours. region and the drain region of each TFT were formed. Then, source electrodes 135 and 136 and a drain electrode 137 were formed. Although not shown, in this three-layer electrode in which a Ti film having a thick-150 nm were continuously formed by a sputtering [0064]

method.

channel TFT of the CMOS circuit. Here, in the second Through the foregoing steps, a channel forand a second impurity region 139 were formed in the nimpurity region, a region (GOLD region) 139a overtapping with the gate electrode and a region (LDD region) 139b not overlapping with the gate electrode were formed, respectively. The first impurity region 140 became the source region, and the first impurity region matton region 138, first impurity regions 140 and 141, 141 became the drain region. [0065]\$ 8

On the other hand, in the p-channel TFT, a channel formation region 142, and third impurity regions 143 and 144 were formed. The third impurity region 143 secame the source region, and the third impurity region [9900]

144 became the drain region (Fig. 2A).

EP 1 006 589 A2

dentally, individual terminal portions "a", "b", and "c" in inverter circuit, and shows an A-A' sectional structure in Fig. 2A is a sectional structural view of an a top view of the inverter circuit shown in Fig. 2B. Incian inverter circuit diagram shown in Fig. 2C correspond Individual terminals shown in the top view of the Inverter circuit.

Ś

show the CMOS circuit formed by complementarily combining the n-channel TFT and the p-channel TFT as an example, the present invention can also be applied to an NMOS circuit using an n-channel TFT or a pixel Although Figs. 1A to 1F and Figs. 2A to 2C portion of a liquid crystal display device.

5

Embodiment Mode 2

8 22 8 becomes an LDD region can be divided into second electrode. That is, LDD regions overlapping with the gate electrode and LDD regions not overlapping with Ing step and a second impurity adding step of forming a In Figs. 3A and 3B, a second Impurity region which Impurity regions 305a and 306a overlapping with a first layer 302 of a gate electrode, and second impurity regions 305b and 306b not overlapping with the gate the gate electrode are formed. Distinctive formation of the regions can be easily carried out by using a mask of According to the present invention, as shown photoresist, and was carried out by a first impurity addfirst Impurity region.

ble but might be provided sultably in view of operating lengths X1, X2, Y1 and Y2 of the respective LDD although the second impurity regions 306a and 306b provided at the side of a first impurity region (drain That is, it is possible to arbitrarily set the regions shown in Fig. 3A within a range. Here, in view of regions 305a and 305b provided at the opposite side characteristics including reliability of an n-channel TFT, region) 308 were Indispensable, the second impunity with the intervening gate electrode were not indispensaenvironment of the n-channel TFT. [000]

38

same substrate. Fig. 3C shows an example of design values of a TFT used for a logic drouit portion, a buffer This was a very useful method when circuits with different driving voltages were fabricated on the circuit portion, an analog switch portion, and a pixel portion of a liquid crystal display device. At this time, in view of driving voltage of each TFT, it becomes possible to set the lengths of the second impurity regions 305a and 306a overlapping with the gate electrode and the second Impurity regions 305b and 306b not overlapping with the gate electrode, not to mention a channel length. ion of a driver circuit of a liquid crystal display device or a TFT of a buffer circuit portion, since importance is basically attached to an on characteristic, the so-called For example, in a TFT of a logic circuit por-GOLD structure may be adopted, and the second impurity region 306b not overlapping with the gate electrode [0071]

the region is provided, it is appropriate that the value of X1 is set within the range of 0.1 to 4 µm, typically 0.5 to 3 µm in view of the driving voltage. In all events, in view of the withstand voltage, it is desirable that the value of lapping with the gate electrode is made large as the driving voltage becomes high. At this time, it was not is not necessarily needed to be provided. However, if the length of the second impurity region 306b not overnecessary to dare to provide the second impurity regions 305a and 305b at the side of the first impurity region (source region) 307.

was, for example, 3 µm, It was sufficient if the length of [0073] In a TFT provided in a sampling circuit or a pixel portion, since an increase of an off current might cause a trouble, in the case where the channel length the second impurity regions 305a and 306a overlapping second Impurity regions 305b and 306b not overlapping the present invention is not limited to the design values indicated here, but the values may be suitably deterwith the gate electrode was made 1.5 µm and that of the with the gate electrode was made 1.5 µm. Of course, mined.

and the second layer of the gate electrode in the channel length direction had significant relation to the struc-As described above, in the present invention, the lengths of the first layer of the gate electrode ture of the TFT to be fabricated. The length of the was almost equal to the channel length L. At this time, it was sufficient if the length L was made a value of 0.1 to second layer of the gate electrode in the channel length 10 µm, typically 0.2 to 5 µm. [0074]

302 of the gate electrode. It is desirable that the length Impurity regions 305 and 306 not overlapping with the appropriate that the length is made 0.1 to 3 µm, typically The lengths Y1 and Y2 where the second Impurity regions 305 and 306 overlap with the gate electrode have close relation to the length of the first layer of Y1 and Y2 are 0.1 to 4 µm, typically 0.5 to 3 µm. Although there is also a case where it is not necessarily needed to provide the lengths X1 and X2 of the second gate electrode as described above, in general, it is 0.3 to 2 µm, in all events, it is appropriate to sultably determine the length in view of the operating state of the

\$

case where voltage with both polarities is applied like the n-channel TFT of the pixel portion, it is desirable to in the n-channel TFT, the LOD regions are only the second Impurity regions 306a and 306b, in the provide the regions at both of the source region side 307 and drain region side 308 with the channel formation region 304 as the center.

\$

sufficient if only the channel formation region 304, the nel TFT of the present invention may be adopted, since the p-channel TFT has originally high reliability, it is On the other hand, in the p-channel TFT, it is Of course, although the same structure as the n-chanpreferable to secure an on current and to take a characsource region 307, and the drain region 308 are formed.

em even if the structure of the present invention is enistic balance to the n-channel TFT. In the case where the present invention is applied to the CMOS circuit as shown in Figs. 1A to 1F, it is especially important to take this characteristic balance. However, there is no probapplied to the p-channel TFT.

Embodiment 1

[0078] In this embodiment, a structure of the present invention will be described with reference to Figs. 4A to 6 and a description will be made on a method of simultaneously fabricating a pixel portion and a CMOS circuit as a basic structure of a driver circuit provided on its periphery.

formed.

An under film 402 was formed on the surface of the substrate 401 on which TFTs were to be formed. As the under film 402, although not shown, a sillcon nitride film formed using only a silicon nitride film or a silicon nitride having a thickness of 25 to 100 nm, here, 50 nm, and a alkall-free glass substrate typified by, for example, a here, 150 nm were formed. The under film 402 may be In Figs. 4A to 4C, as a substrate 401, an substrate of 1737 glass made by Corning Inc. was used. silicon oxide film having a thickness of 50 to 300 nm, oxide film.

33 plasma CVD method from SIH4, NH3 and N2O, and a second silicon nitride oxide film fabricated from SIH4 and N2O and having a thickness of 100 to 200 nm is example, the under film 402 may be formed of such a having a thickness of 10 to 100 nm is fabricated by a less than, or equal to two layers. In all events, the film is formed to a thickness of about 100 to 300 nm. For two-layer structure that a first silicon nitride oxide film The under film 402 may be formed of one layer of the above material or a faminate structure of not [0800]

\$ 8 the hydrogen content is made 5 atom% or less, and then, a step of crystallization is carried out. Although the such as oxygen and nitrogen contained in the film are Next, an amorphous silicon film having a plasma CVD method, it is desirable that in accordoration method, it is desirable that impurity elements thickness of 50 nm was formed on the under film 402 by ance with the hydrogen content, the amorphous sillicon film is preferably heated at 400 to 550°C for several nours to carry out a dehydrogenating process so that amorphous silicon film may be formed by another fabricating method such as a sputtering method or an evapsufficiently decreased in advance. [0081]

phous silicon film are fabricated by the plasma CVD uum. By making such a step that the under film was not ble to prevent pollution of the surface and it was possi-ble to reduce fluctuation in characteristics of TFTs Here, both the under film and the amormethod, and at this time, the under film and the amorphous silicon film may be continuously formed in vacexposed to the air after it was formed, it became possi-

beam was linearly condensed and was irradiated to the con film, a well-known laser crystallizing technique or a layer, aithough the crystalline silicon film is formed from the amorphous silicon film, a microcrystal silicon film may be used, or a crystalline sllicon film may be directly thermal crystallizing technique may be used. In this In this embodiment, as the semiconductor As a step of crystallizing the amorphous sillembodiment, a pulse oscillation type KrF excimer laser amorphous silicon film to form a crystalline silicon film. [0084]

The thus formed crystalline silicon film was patterned to form Island-like semiconductor layers 403, 404 and 405. [0085]

loon nitride oxide film having a thickness of 10 to 200 nm, preferably 50 to 150 nm may be formed by a plasma CVD method using N2O and SIH4 as a raw material. Next, a gate insulating film 406 containing silicon oxide or silicon nitride as its main ingredient was formed to cover the island-like semiconductor layers 403, 404 and 405. As the gate Insulating film 406, a sil-Here, the film was formed to a thickness of 100 nm. [9800]

gate electrode were formed on the surface of the gate insulating film 406. The first conductive film 407 may be selected from SI and Ge, or containing the element as Its main ingredient, it is necessary that the thickness of the first conductive film 407 is made 5 to 500 nm, preferably 10 to 30 nm. Here, a Si film having a thickness of [0087] Then, a first conductive film 407 which became a first layer of a gate electrode and a second formed of a semiconductor film containing an element Then, a first conductive film 407 which conductive film 408 which became a second layer of the 20 nm was formed.

method under the condition that the substrate temperature is made 450 to 500°C, and disliane (Si₂Hg) of 250 SCCM and hellum (He) of 300 SCCM are introduced. At [0088] An Impurity element to give the n type or p ductor film used as the first conductive film. A method of fabricating this semiconductor film may be carried out in the film can be fabricated by a low pressure CVD the same time, an n-type semiconductor film may be type conductivity type may be added to the semiconaccordance with a well-known method. For example, formed by mixing PH₃ of 0.1 to 2 % to Sl₂H₆.

W compound may be used. Here, Ta was used and the The second conductive film which becomes the second layer of the gate electrode may be formed of an element selected from TI, Ta, W and Mo, or a compound containing the foregoing element as its main ingredient. This is considered to decrease electric resistance of the gate electrode, and for example, a Mofilm was formed to a thickness of 200 to 1000 nm, typlcally 400 nm by a sputtering method (Fig. 4A). [6800]

Ta film, Ar is used as a sputtering gas. If a suitable In the case where the Ta film is used, the film can be similarly formed by a sputtering method. For the amount of Xe or Kr is added to the sputtering gas, it is [0600]

50 nm may be formed prior to formation of the Ta film. It is preferable that the resistivity of the Ta film is made a a resistivity of about 180 μΩcm and is unsuitable for a possible to relieve inner stress of a formed film and to gate electrode. However, since a TaN film has a crystal obtained. Thus, the TaN film having a thickness of 10 to prevent peeling of the film. Although the Ta film with a phase a has a resistivity of about 20 µΩcm and can be used for a gate electrode, the Ta film with a phase β has thereon, the Ta film with the phase a can be easily structure close to the phase lpha, if the Ta film is formed value within the range of 10 to 50 µΩcm.

impurity from a vapor phase at the film formation, so are contained in the W film, crystallization is obstructed and the resistance is increased. From this, in the case of the sputtering method, a W target with a purity of 99.9999 % is used, and further, the W film is formed while careful attention is paid to prevent mixture of an formed by a sputtering method in which W is used as a thermal CVD method using tungsten hexafluoride (WF_{θ}). In all events, it is necessary to decrease the and it is desirable that the resistivity of the W film is made 20 $\mu\Omega$ cm or less. Although the resistivity of the W target, and argon (Ar) gas and nitrogen (N2) gas are introduced. It is also possible to form the W film by a resistance in order to use the film as a gate electrode, film can be decreased by enlarging crystal grains, in the case where a lot of Impurity elements such as oxygen that case, the W film having a thickness of 200 nm is [0091] In addition, a W film can also be used, and in that a resistivity of 9 to 20 μΩcm can be realized.

were made such that the length of each of the second layers 409 and 410 of the gate electrodes forming the CMOS circuit was made 3 µm. The pixel portion has a layers 412 and 413 of the gate electrode was made 2 [0092] Next, a resist mask was formed by using a well-known patterning technique, and a step of forming the second layer of the gate electrode was carried out by etching the second conductive film 408. Since the 410, 412 and 413 of the gate electrodes and a wiring line 411 were formed. The lengths of the second layers of the gate electrodes in the channel length direction multigate structure and the length of each of the second second conductive film was formed of the Ta film, the step was carried out by a dry etching method. As the duced and high frequency electric power of 500 W was applied. Then, as shown in Fig. 4B, second tayers 409, condition of the dry etching, Cl₂ of 80 SCCM was Intro-

â

observed after etching, it was possible to remove the residual by washing with a solution such as an SPX washing solu-Although a slight residual was tion or an EKC.

For example, in the case of Ta, it was possible to easily remove the film by a hydrofluoric acid based etching second conductive film 408 by a wet etching method. Besides, it was also possible to remove the

holding capacitance is provided at a drain side of the pixel TFT. At this time, a winng electrode 414 of the holding capacitance is formed of the same material as Besides, such a structure is adopted the second conductive film.

value within the range of 1×10^{16} to 5×10^{19} atoms/cm³ (typically, 1×10^{17} to 5×10^{18} atoms/cm³), and here, it ment to give the n type was carried out. This step was a step of forming the second impurity region. Here, the step was carried out by an ion doping method using phosphine (PH3). In this step, for the purpose of adding phosphorus through the gate insulating film 406 and the under the films, an acceleration voltage was set as high as 80 KeV. It is preferable that a concentration of phosphorus added into the semiconductor layer is made a was made 1 x 10¹⁸ atoms/cm³. Then, regions 415, 416, 417, 418, 419, 420, 421 and 422 where phosphorus Then, a step of adding a first impurity elefirst conductive layer 407 to the semiconductor layer was added in the semiconductor layer were formed. 5 8 5

phorus in this region was not particularly regulated, an effect of decreasing the resistivity of the first conductive [0097] At this time, phosphorus was added also in a lap with the second layers 409, 410, 412 and 413 of the gate electrodes. Although the concentration of phosregion of the first conductive film 407 which did not overfilm was obtained.

S

g

was to be formed was covered with resist masks 429 and 431 and the region where the wiring line was to be formed was covered with resist mask 430, and a step of removing a part of the first conductive film 407 was carried out. Here, the step was carried out by a dry etching of 50 SCCM and O2 of 45 SCCM were introduced and high frequency electric power of 200 W was applied at a pressure of 50 m Torr. As a result, first conductive films method. The first conductive film 407 was made of SI, and the condition of the dry etching was such that CF4 Next, the region where the n-channel TFT 434, 423 and 435 remained. [8600]

ment to give the p type was carried out for the region where the p-channel TFT was to be formed. Here, the tion of 2 \times 10²⁰ atoms/cm³. As shown in Fig. 4C, third impurity regions 432 and 433 where boron was added element was added by an ion doping method using diborane (B₂H₆). Also in this step, the acceleration voltage was made 80 keV, and boron was added at a concentra-[0099] Then, a step of adding a third impurity ele-

masks 436, 439, 440 and 441, so that first conductive 438, 439, 440 and 441 were again formed. Then, the first conductive film was etched by using the resist at a high concentration were formed (Fig. 4C). [0100] Further, the resist masks 429, 430 and 431 were completely removed, and resist masks 438, 437, films 442, 443, 444 and 445 were newly formed.

to a length of 7 µm. As a result, phosphorus was added in the step of adding the first impurity to give the n type The resist mask 436 was formed to a length of 9 µm, and the resist masks 439 and 440 were formed

and the regions covered with the resist masks 436, 439 and 440 were defined as second impurity regions in this

formed. The concentration of phosphorus in this region is high as compared with the step of adding the first impurity to give the n type, and it is preferable that the [0102] Then, a step of adding a second impurity to give the n type was carried out. Here, the step was carconcentration is made 1 x 10^{20} to 1 x 10^{21} atoms/cm³, and here, it was made 1 x 10^{20} atoms/cm³ (Fig. 5A). ried out by an ton doping method using phosphine phorus through the gate insulating film 306 to the semi-449 and 450 where phosphorus was added were conductor layer under the film, the acceleration voltage was set as high as 80 keV. Then, regions 446, 447, 448, (PH₃). Also in this step, for the purpose of adding phos-

vided for the purpose of removing part of the first conductive films 442, 443 and 444, and by the length of the resist mask, it was possible to freely determine a region where the second impurity region overlapped with the the lengths of the resist masks 451, 454 and 455 formed in the n-channel TFTs in the channel length direction were important in determination of the structure of the TFTs. The resist masks 451, 454 and 455 were progate electrode and a region where the second impurity [0103] Further, the resist masks 438, 437, 438, 439, 440 and 441 were removed, and resist masks 451, 452, 453, 454, 455 and 458 were newly formed. In this step, region did not overlap with the gate electrode.

8

458, 459 and 460 of the gate electrode were formed. Then, as shown in Fig. 5C, first layers 457, Here, the length of the first layer 457 of the gate elecand the length of the first layers 458 and 459 of the gate trode in the channel length direction was made 6 µm, electrode was made 4 µm. [0104]

[0105] Besides, an electrode 460 of a holding capacitance portion was formed in the pixel portion. [0106]

53

50 nm. The silicon nitride film 461 was formed by a pleted, a step of forming a sillcon nitride film 461 and a the silicon nitride film 461 was formed to a thickness of plasma CVD method under the condition that SIH4 of 5 introduced, the pressure was made 0.7 Torr, and a high under the condition that TEOS of 500 SCCM and O2 of forr, and a high frequency electric power of 200 W was first interlayer insulating film 462 was carried out. First, SCCM, NH3 of 40 SCCM, and N2 of 100 SCCM were 50 SCCM were Introduced, the pressure was made 1 After the steps up to Fig. 5C were comcon oxide film having a thickness of 950 nm was formed frequency electric power of 300 W was applied. Subsequently, as the first interlayer insulating film 462, a sili-

ment to activate the impurity element added at each carried out by a thermal annealing method using an Then, a step of heat treatment was carried out. It was necessary to carry out the step of heat treatconcentration to give the n type or p type. This step may electric heating furnace, the foregoing laser annealing

annealing method (RTA method) using a halogen lamp. Here, the step of activation was carried out by the thermai annealing method. The heat treatment was carried out in a nitrogen atmosphere at 300 to 700°C, preferably 350 to 550°C, here, 450°C for 2 hours. an excimer laser,

layer electrode in which a TI film having a thickness of of 300 nm, and a Ti film having a thickness of 150 nm Then, the first interlayer insulating film 462 and the silicon nitride film 461 were patterned so that contact holes reaching a source region and a drain region of each TFT were formed. Then, source electrodes 463, 464 and 465 and drain electrodes 467 and 468 were formed. Although not shown, in this embodiment, the respective electrodes were formed as a three-100 nm, an Al film containing Ti and having a thickness [0108]

[0109] Then, a passivation film 469 was formed to cover the source electrodes 463, 464 and 465, the drain ing film 462. The passivation film 469 was formed of a silicon nitride film with a thickness of 50 nm. Further, a second interlayer insulating film 470 made of an organic may be used. As advantages obtained by using the organic resin film, it is possible to enumerate such resin film other than the above may be used. Here, poly-imide of such a type that thermal polymerization was electrodes 467 and 468, and the first interlayer insulatresin was formed to a thickness of about 1000 nm. As the organic resin, polyimide, acryl, polyimidoamide, etc. points that a film formation method is simple, parasitic capacitance can be reduced since its relative dielectric constant is low, and flatness is superior. An organic made after application to the substrate was used, and were continuously formed by a sputtering method. was fired at 300°C to form the film.

regions) 472b and 473b not overlapping with the gate [0110] Through the foregoing steps, a channel formation region 471, first impurity regions 474 and 475, and second impurity regions 472 and 473 were formed in the n-channel TFT of the CMOS circuit. Here, in the second impurity regions, regions (GOLD regions) 472a and 473a overlapping with a gate electrode were formed to a thickness of 1.5 µm, and regions (LDD electrode were formed to a thickness of 1.5 µm, respectively. The first impurity region 474 became a source region and the first impurity region 475 became a drain

\$

In the p-channel TFT, the gate electrode of a clad structure was similarly formed, and a channel formatton region 476, and third impurity regions 477 and 478 were formed. The third impurity region 477 became a source region and the third impurity region 478 became a drain region. 8

The n-channel TFT of the pixel portion has a multi gate structure, and channel formation regions 479 and 484, first impurity regions 482, 483 and 487, and second impurity regions 480, 481, 485 and 486 were formed. Here, in the second impurity regions, regions 180a, 481a, 485a and 486a overlapping with the gate

EP 1 006 589 A2

electrode, and regions 480b, 481b, 485b and 486b not portion were formed on the substrate 401 was fabriin this way, as shown in Fig. 8, an active matrix substrate in which the CMOS circuit and the pixel cated. At the same time, the holding capacitance por-tion was formed at the drain side of the n-channel TFT overlapping with the gate electrode were formed. [0113]

Embodiment 2

of the pixel portion.

through the same steps as the embodiment 1, a part of (0114) In this embodiment, with reference to Figs. 7A and 7B, a description will be made on an example in which after the state shown in Fig. 5A is obtained a first layer of a gate electrode is removed by another [0114]

₹5

Ing while resist masks 436, 437, 438, 439, 440 and 441 First, part of first gate conductive films 442, 443 and 444 were removed as shown in Fig. 7A by etchformed in Fig. 5A were used as they were. [0115]

8

the condition that SF₆ of 40 SCCM and O₂ of 10 SCCM in the case where the first layer of the gate electrode was a silicon film, it was possible to carry out the step of etching here by a dry etching method under were introduced, the pressure was made 100 mTorr, and a high frequency electric power of 200 W was [0116]

ĸ

selecting ratto to the gate insulating film as an under film Under the condition of the dry etching, a was high, so that the gate insulating film 406 was hardly [0117]

Here, the resist mask 436 was formed to a and the resist masks 439 and 440 were formed to a length of 7 µm. Here, the first conductive film was etched by every 1.5 µm through the dry etching, so that length of 9 µm in the channel length direction of the TFT, first layers 457, 458, 459 and 460 were formed. [0118]

(0119) Subsequent steps may comply with the embodiment 1, and as shown in Fig. 6, a silicon nitride film 461, a first Interlayer Insulating film 462, source electrodes 463, 464 and 465, drain electrodes 467 and 468, a passivation film 469, and a second interlayer nsulating film 470 were formed, so that an active matrix substrate shown in Fig. 6 was formed.

\$

Embodiment 3

8A and 8B, a description will be made on an example in through the same steps as the embodiment 1, a part of In this embodiment, with reference to Figs. which after the state shown in Fig. 5A is obtained a first layer of a gate electrode is removed by another [0120]

First, resist masks 436, 437, 438, 439, 440 and 441 formed in Fig. 5A were completely removed, a photoresist mask was again formed, and a step of patterning by exposure from a rear surface was carried out.

804, 805 and 806 were formed in a self-aligning manner. The exposure from the rear surface is carried out using direct light and scattered light, and by adjusting exposure conditions such as light intensity or exposure time, as shown in Fig. 8A, it was possible to form the At this time, as shown in Fig. 8A, gate electrodes became masks, so that resist masks 801, 802, 803, resist masks inside and on the gate electrodes.

8

and 803 are used to protect the gate electrode 410 and the wiring 411 and are not always necessary. A person [0122] It is to be noted that the resist masks 802 who carries out the invention may provide the resist masks 802 and 803 on his or her own judgment.

etching method. The condition of the dry etching was the same as the embodiment 1. After the etching was ended, the resist masks 801, 802, 803, 804 and 805 [0123] Then, regions of first layers of the gate electrodes which were not masked were removed by a dry were removed.

Subsequent steps may comply with the embodiment 1, and as shown in Fig. 6, a sillcon nitride film 461, a first interlayer insulating film 462, source electrodes 463, 464 and 465, drain electrodes 467 and 488, a passivation film 469, and a second interlayer insulating film 470 were formed, so that an active matrix substrate shown in Fig. 6 was formed. (0124)

Embodiment 4

[0125] In this embodiment, a description will be made on an example in which a crystalline semiconductor film used as a semiconductor layer in the embodiment 1 is formed by a thermal crystallizing method using a catalytic element. In the case where the catalydic element is used, it is desirable to use a technique disclosed in Japanese Patent Application Laid-open No. Hei, 7-130652 or No. Hei. 8-78329. 욹 જ

128. First, a silicon oxide film 1202 was formed on a substrate 1201 and an amorphous silicon film 1203 was formed thereon. Further, a nickel acetate salt solution containing nickel of 10 ppm in tarms of weight was applied to form a nickel containing layer 1204 (Fig. nique disclosed in Japanese Patent Application Laidopen No. Hei. 7-130652 is applied to the present invention will be described with reference to Figs. 12A and [0126] Here, an example of a case where the tech-

\$

Next, after a dehydrogenating step at 500°C for 1 hour was carried out, a heat treatment at 500 to 650°C for 4 to 12 hours, for example, at 550°C for 8 hours was carried out, so that a crystalline silicon film 1205 was formed. The crystalline silicon film 1205 obtained in this way had extremely superior crystallinity (Flg. 12B). [0127]

8

The technique disclosed in Japanese Patent Application Laid-open No. Hel. 8-78329 is such that selective crystallization of an amorphous semiconductor film is made possible by selectively adding a catalytic (0128)

ß

glass substrate 1301, and an amorphous silicon film formed thereon. At this time, the thickness of the silicon First, a silicon oxide film 1302 was formed on 1303 and a silicon oxide film 1304 were continuously oxide film 1304 was made 150 nm.

Next, the silicon oxide film 1304 was patto selectively form opening portions 1305. nickel of 10 ppm in terms of weight was applied. By this, a nickel containing layer 1306 was formed, and the nickel containing layer 1306 was brought into contact with the amorphous sillcon film 1302 at only the bottoms Thereafter, a nickel acetate salt solution containing of the opening portions 1305 (Fig. 13A). [0130]

which nickel is in contact is first crystalized, and crystal growth progresses in the lateral direction therefrom. The thus formed crystalline silicon film 1307 is made of a collective of rod-like or needle-like crystals, and each crystal macroscopically grows with certain directionality. Thus, there is an advantage that crystallinity is uniform formed. In this crystallizing process, a portion with Next, a heat treatment at 500 to 650°C for 4 ried out, so that a crystalline silicon film 1307 was to 24 hours, for example, at 570°C for 14 hours was car-(Fig. 13B). [0131]

8 such as germanium (Ge), iron (Fe), palladium (Pd), tin As a catalytic element usable in the foregoing two techniques, in addition to nickel (Ni), an element (Sn), lead (Pb), cobalt (Co), platinum (Pt), copper (Cu) or gold (Au) may be used. [0132]

જ the technique of this embodiment, high reliability has been required because of that. However, when the TFT If a crystalline semiconductor film (including film, etc.) is formed by using the technique as described above and patterning is carried out, a semiconductor rior characteristics can be obtained in the TFT fabricated from the crystalline semiconductor film by using possible to fabricate the TFT which utilizes the techa crystalline silicon film, a crystalline silicon germanium layer of a crystalline TFT can be formed. Although supestructure of the present invention is adopted, it becomes rique of this embodiment to the utmost. [0133]

Embodiment 5

8 55 semiconductor layer used in the embodiment 1, after a in this embodiment, a description will be made on an example in which as a method of forming a crystalline semiconductor film is formed using an amorphous semiconductor film as an initial film and using a ment from the crystalline semiconductor film is carried catalytic element, a step of removing the catalytic eleout. As a method thereof, this embodiment uses a technique disclosed in Japanese Patent Application Laidopen No. Hel. 10-247735, No. Hel. 10-135468 or No. Hei. 10-135469 [0134]

concentration of a catalytic element in a crystalline semiconductor film to 1 x 10 17 atoms/cm 3 or less, preferably 1 x 10 16 atms/cm 3 . is such that a catalytic element used for crystallization of rus. By using the technique, it is possible to reduce the an amorphous semiconductor film is removed after crystallization by using a gettering function of phospho-The technique disclosed in the publications

phorus was carried out so that regions 1405 added with phosphorus in the crystalline sillcon film were provided. [0137] In this state, when a heat treatment at 550 to 800°C for 5 to 24 hours, for example, at 600°C for 12 hours was carried out in a nitrogen atmosphere, the talline sillcon film functioned as gettering sites, so that it 1737 glass made by Corning inc. was used. Fig. 14A shows a state in which an under film 1402 and a crystal-line sillicon film 1403 were formed by using the techwas possible to segregate the catalytic element remaining in the crystalline silicon film 1403 into the regions described with reference to Figs. 14A and 14B. Here, an alkali-free glass substrate typified by a substrate of ing, so that regions where the crystalline silicon film was regions 1405 where phosphorus was added in the crysnique disclosed in the embodiment 4. Then, a silicon of 150 nm on the surface of the crystalline silicon film [0136] The structure of this embodiment will be oxide film 1404 for masking was formed to a thickness 1403, and opening portions were provided by patternexposed were provided. Then, a step of adding phos-1405 added with phosphorus. S 8

lytic element used in the step of crystalization was reduced to 1 \times 10¹⁷ atoms/cm³ or less. It was possible to use this crystalline silicon film without any change as [0138] Then, by carrying out etching to remove the silicon oxide film 1404 for masking and the regions 1405 tailine silicon film in which the concentration of the catathe semiconductor layer of the TFT of the present invenadded with phosphorus, it was possible to obtain a crystion described in the embodiment 1.

Embodiment 6

In this embodiment, a description will be made on another example in which a semiconductor layer and a gate insulating film are formed in the steps of fabricating a TFT of the present invention described in the embodiment 1. The structure of this embodiment will be described with reference to Figs. 15A and 15B. [0139]

45

ductor layers 1502 and 1503 were formed. A gate insulating film 1204 covering the semiconductor layers 1502 and 1503 was formed of a film containing silicon oxide [0140] Here, a substrate having heat resistance of at least about 700 to 1100°C was necessary and a used to form a crystalline semiconductor. For the purpose of making this a semiconductor layer of a TFT, this was patterned into Island-like regions so that semiconquartz substrate 1501 was used. The technique disclosed in the embodiment 4 and the embodiment 5 was

ingredient. In this embodiment, a sition nitride oxide film having a thickness of 70 nm was 15A) formed by a plasma CVD method (Fig.

was carried out at 950°C for 30 minutes. Incidentally, it was appropriate that the processing temperature was selected within the range of 700 to 1100°C and the treatment time was selected within the range of 10 min-[0141] Then, a heat treatment was carried out in an atmosphere containing a halogen (typically, chlorine) and oxygen. In this embodiment, the heat treatment utes to 8 hours (Fig. 158).

dation in the halogen atmosphere, an impurity contained in the gate insulating film 1504 and the semiconductor layers 1502 and 1503, especially a the gate insulating film 1504, so that gate insulating metal impurity element was combined with the halogen to form a compound, so that it was possible to remove [0142] As a result, under the condition of this between the semiconductor layers 1502 and 1503, and embodiment, thermal oxidation films were formed ilims 1507 were formed. Moreover, in the process of oxithe impurity element into the vapor phase.

5

8 and the interfaces between the semiconductor layers excellent. In order to obtain the structure of the TFT of the present Invention, it was sufficient if the subsequent The gate insulating films 1507 fabricated 1505, 1508 and the gate insulating films 1507 were very steps were carried out in accordance with the embodithrough the above steps had a high withstand voltage, [0143]

Embodiment 7

\$ 8 ductor film by a method described in the embodiment 4, a catalytic element used in a step of crystallization is removed by gettering. First, in the embodiment 1, the semiconductor layers 403, 404 and 405 shown in Fig. made on an example in which in a method of fabricating 4A were crystalline silicon films fabricated by using a semiconductor layers, it was desirable to carry out a an active matrix substrate through steps described in catalytic element. At this time, since the catalytic element used in the step of crystallization remained in the the embodiment 1 after forming a crystalline semiconin this embodiment, a description will step of gettering. [0144]

[0145] Here, the process up to the step shown in Fig. 4C was carried out as it was. Then, the resist masks 429, 430 and 431 were removed. 8

[0146] As shown in Fig. 18A, new resist masks 1601, 1602, 1603, 1604, 1605 and 1606 were formed. Then, a step of adding a second impurity to give the n type was carried out. Regions 1611, 1612, 1613, 1614, 1615, 1616 and 1617 added with phosphorus in the semiconductor layer were formed.

Although boron of an Impurity element to give the p type was already added into the regions 1613 and 1814 where phosphorus was added, since the con-

tion of about one half of the concentration of boron, it did centration of phosphorus was 1 \times 10²⁰ to 1 \times 10²¹ atoms/cm3 and phosphorus was added at a concentranot have any influence on characteristics of the p-chan-ဓ

[0148] in this state, a heat treatment at 400 to 800°C for 1 to 24 hours, for example, at 600°C for 12 ments to give the n type and p type. Further, the regions added with phosphorus became gettering sites, so that hours was carried out in a nitrogen atmosphere. By this step, it was possible to activate the added impurity eleit was possible to segregate the catalytic element remaining after the crystallizing step. As a result, it was possible to remove the catalytic element from channel formation regions (Fig. 16B).

5

rying out subsequent steps in accordance with the steps of the embodiment 1 to form the state of Fig. 6, it [0149] After the step of Fig. 16B was ended, by carwas possible to fabricate an active matrix substrate.

Embodiment 8

8

made on steps of fabricating an active matrix type liquid crystal display device from an active matrix substrate In this embodiment, a description will be fabricated in the embodiment 1. [0150]

polyimide or the like. A contact hole reaching a drain electrode 468 was formed in the third interlayer insulating film 1102, a second interlayer insulating film 440. and a passivation film 469, and a pixel electrode 1103 was formed. As the pixel electrode 1103, it is approprifilm having a thickness of 100 nm was formed by a sput-6. It is appropriate that the light-shielding film 1101 is made of an organic resin film containing pigment or a lating film 1102 was formed of an organic resin film of ate that a transparent conductive film is used in the case where a transmission type liquid crystal display device is formed, and a metal film is used in the case where a reflection type liquid crystal display device is formed. Here, for the purpose of making the transmission type liquid crystal display device, an indium-tin oxide (ITO) tering method, so that the pixel electrode 1103 was layer insulating film 1102 as shown in Fig. 11A were metal film of TI, Cr or the like. The third interlayer insu-A light-shielding film 1101 and a third interformed to an active matrix substrate in the state of Fig. [0151]

zinc oxide (ZnO: Ga) added with gailium (Ga) to rior in thermal stability as compared with ITO. Similarly, An etching treatment of a material of the chloric acid based solution. However, since etching of ITO is apt to produce a residual, an indium oxide-zinc oxide alloy (In₂O₂-ZnO) may be used to improve etching workability. The Indium oxide-zinc oxide alloy has features that surface flatness is superior and is also supezinc oxide (ZnO) is also a sultable material, and further, ncrease transmissivity of visible light and conductivity transparent conductive film is carried out by a hydro-[0152]

imide resin is often used for an oriented film of a liquid substrate 1105. The oriented film was subjected to a molecules were made to be oriented in parallel and with [0153] Next, as shown in Fig. 11B, an orientated film 1104 was formed on the third interlayer insulating crystal display device. A transparent electrode 1108 and an oriented film 1107 were formed on an opposite side rubbing process after formation so that liquid crystal film 1102 and the pixel electrode 1103. In general, polya certain constant pretilt angle.

8 1108 was injected between both the substrates, and complete sealing was made by a sealing agent (not shown). Thus, the active matrix type liquid crystal disbonded to each other by a well-known cell assembling After the foregoing steps, the active matrix substrate on which the pixel portion and the CMOS circuit were formed and the opposite substrate were step through a sealing material, a spacer (both are not shown), and the like. Thereafter, a liquid crystal material play device shown in Fig. 11B was completed.

[0155] Next, a structure of an active matrix type liquid crystal display device of this embodiment will be described with reference to Figs. 9, 10A and 10B. Fig. 9 is a perspective view of an active matrix substrate of this is provided in the pixel portion. A gate electrode 1020 formed to be connected with the gate wiring line 1002 intersects through a not-shown gate insulating film with by a pixel portion 901, a scanning (gate) line driver cir-cuit 902 and a signal (source) line driver circuit 903 rity region are formed in the semiconductor layer. At a drain side of the pixel TFT, a holding capacitance 1007 embodiment. The active matrix substrate is constructed formed on a glass substrate 401. A pixel TFT 900 of the pixel portion is an n-channel TFT, and the driver circuits provided at the periphery are constituted by a CMOS circuit as a base. The scanning (gate) line driver circuit 902 and the signal (source) line driver circuit 903 are connected to the pixel portion 901 through a gate wiring [0156] Fig. 10A is a top view of the pixel portion 901 a semiconductor layer 1001 under the film. Although not shown, a source region, a drain region, and a first impuis formed of the semiconductor layer, the gate Insulating film, and an electrode made of the same material as the second layer of the gate electrode. A capacitance wiring line 1021 connected to the holding capacitance 1007 is provided in parallel to the gate wiring line 1002. A sectional structure along line A-A' shown In Fig. 10A corresponds to the sectional view of the pixel portion shown and is a top view of about one pixel. An n-channel TFT line 1002 and a source wiring line 1003, respectively. In Fig. 6.

shown in Fig. 10B, the gate electrodes 409 and 410 extending from the gate wiring line 1010 intersect through a not-shown gate insulating film with the semiconductor layers 403 and 404 under the film. Although On the other hand, in the CMOS circuit not shown, similarly, a source region, a drain region.

ductor layer of the n-channel TFT. A source region and a drain region are formed in the semiconductor layer of the p-channel TFT. Concerning the positional relation, the sectional structure along line B-B' corresponds to and a first impurity region are formed in the semiconthe sectional view of the pixel portion shown in Fig. 6.

[0158] In this embodiment, although the pixel TFT 900 has a double gate structure, a single gate structure may be adopted, or a multi gate structure of a triple gate strate of the Invention is not limited to the structure of this embodiment. Since the structure of the present invention is characterized in the structure of a gate electrode and the structure of a source region, a drain may be adopted. The structure of the active metrix subregion and other impurity regions of a semiconductor layer provided through a gate insulating film, other structures may be sultably determined by an operator.

Embodiment 9

line side driver circuit (A) 1707, a gate signal line side driver circuit (B) 1711, a precharge circuit 1712 and a uld crystel display device of this embodiment includes a source signal line side driver circuit 1701, a gate signal ture of an active matrix type liquid crystal display device Fig. 17 shows an example of a circuit strucshown in the embodiment 8. The active matrix type liqplxel portion 1706. [0159]

[0160] The source signal line side driver circuit 1701 includes a shift register circuit 1702, a level shifter droult 1703, a buffer circuit 1704, and a sampling circuit

circuit 1709 and a buffer circuit 1710. The gate signal The gate signal line side driver circuit (A) 1707 Includes a shift register circuit 1708, a level shifter line side driver circuit (B) 1711 has also the same struc-[0161]

[0162] Here, an example of driving voltage of each circuit will be shown. The shift register circuit 1702 and pling circuit 1705, and the pixel portion 1706 had 14 to 16 V. With respect to the sampling circuit 1705 and the applied voltage, and generally, voltages with reversed 1708 had 10 to 16 V, and the level shifter circuits 1703 pixel portion 1708, the value was the amplitude of an and 1709, the buffer circuits 1704 and 1710, the sampolarities were alternately applied.

[0163] In the present invention, it is easy to make the lengths of second impurity regions, which become LDD regions, different from each other on the same substrate in view of driving voltages of n-channel TFTs, and it was possible to form the optimum shapes for IFTs constituting the respective circuits through the Fig. 18A shows a structural example of a shift register circuit has a single gate, and a second TFT of a shift register circuit. An n-channel TFT of the impurity region which becomes an LDD region is provided at only a drain side. Here, the lengths of an LDD [0164]

4

EP 1 006 589 A2

ੜ

region (GOLD region) 1803a overlapping with a gate electrode and an LDD region 1803b not overlapping formed such that the region 1803a has a length of 2.0 ance with, for example, Fig. 3C, and the regions can be with the gate electrode may be determined in accordum and the region 1803b has a length of 1.0 µm.

Fig. 18B shows a structural example of a of a level shifter circuit or a buffer circuit. An nchannel TFT of these circuits is made to have a double gate, and a second impurity region which becomes an and 1813a overlapping with gate electrodes can be made 2.5 µm, and the length of each of LDD regions 1812b and 1813b not overlapping with the gate elec-LDD region is provided at a drain side. For example, the length of each of LDD regions (GOLD regions) 1812a trodes can be made 2.5 µm.

reversed, a second impurity region which becomes an 1814b and 1815b not overlapping with the gate elec-LDD regions 1814b and 1815b not overlapping with the Fig. 18C shows a structural example of a TFT of a sampling circuit. Although an n-channel TFT of this circuit has a single gate, since the polarity is example, the lengths of the LDD regions (GOLD regions) 1814a and 1815a overlapping with the gate LDD region is provided at both sides of a source side and a drain side. It is preferable that the lengths of LDD regions (GOLD regions) 1814a and 1815a overlapping with a gate electrode and the lengths of LOD regions trode are respectively made equal to each other. For electrode can be made 1.5 µm, and the lengths of the gate electrode can be made 1.0 µm. [0166]

regions) 1816a and 1817a overlapping with a gate electrode can be made 1.5 µm, and the lengths of LOD Fig. 18D shows a structural example of a a second Impurity region which becomes an LDD region pixel portion. Although an n-channel TFT of this circuit is provided at both sides of a source side and a drain side. For example, the lengths of LDD regions (GOLD regions 1816b and 1817b not overlapping with the gate has a multi gate structure, since the polarity is reversed, electrode can be made 1.5 µm. [0167]

35

Embodiment 10

This embodiment demonstrates a process producing an EL (electroluminescence) display device according to the invention of the present applica-₫

device, which was produced according to the invention 4015 and 4016 which reach FPC 4017 leading to exterof the present application. In Fig. 32A, there are shown Fig. 32A is a top view showing an EL display a substrate 4010, a pixel part 4011, a driving circuit from the source 4012, and a driving circuit from the gate 4013, each driving circuit connecting to wirings 4014, nal equipment

Fig. 32B is a sectional view showing the structure of the EL display device in this embodiment.

The pixel part, preferably together with the driving circuit, is enclosed by a covering material 6000, a sealing material (or housing material) 7000, and an end-sealing material (or second sealing material) 7001. [0171] Furthermore, there is shown a substrate 4010, an underlying coating 4021, a TFT 4022 for the driving circuit, and a TFT 4023 for the pixel unit. (The TFT 4022 shown is a CMOS circuit consisting of an nelement.) These TFTs may be of any known structure 4023 shown is the one, which controls current to the EL channel type TFT and a p-channel type TFT. The TFT (top gate structure or bottom gate structure).

[0172] Incidentally, the present invention is used in the TFT 4022 for the driving drouit and the TFT 4023 for the pixel unit. 5

layer being the semiconductor layer formed according to trode 4027 is formed on the Interlayer Insulating film (planarizing film) 4028 made of a resin. This pixel electrode is a transparent conductive film, which is electrically connected to the drain of TFT 4023 for the pixel unit. It is preferable that the TFT for the pixel portion is a pound (called ITO) of indlum oxide and tin oxide or a compound of Indium oxide and zinc oxide. On the pixel electrode 4027 is formed an insulating film 4028, in Upon completion of TFT 4022 (for the driving circuit) and TFT 4023 (for the pixel unit), with their active the Invention of the present application, a pixel elecconductive film is used for the pixel electrode 4027. The transparent conductive film may be formed from a comwhich is formed an opening above the pixel electrode p-channel type TFT in the case that the transparent [0173] 8 23 8

tron transport layer, and electron injection layer. Any known technology may be available for such structure. The EL material is either a low-molecular material or a Subsequently, the EL tayer 4029 is formed. It high-molecular material (polymer). The former may be applied by vapor deposition, and the latter may be may be of single-layer structure or multi-layer structure by freely combining known Et. materials such as injection layer, hole transport layer, light emitting layer, elecapplied by a simple method such as spin coating, printing, or ink-jet method. [0174]

\$

EL layer permits each pixel to emit light differing in combination of color conversion layer (CCM) and color filter and the combination of white light emitting layer and color filter. Needless to say, the EL display device [0175] In this example, the EL layer is formed by vapor deposition through a shadow mask. The resulting wavelength (red, green, and blue). This realizes the color display. Alternative systems available include the may be monochromatic. \$ 8

Prior to this step, it is desirable to clear moisture and oxygen as much as possible from the interface between the EL layer 4029 and the cathode 4030. This object may be achieved by forming the EL layer 4029 and the On the EL layer is formed a cathode 4030. cathode 4030 consecutively in a vacuum, or by forming

4031. The wiring 4016 to supply a prescribed voltage to ride film (1 nm thick) and an aluminum film (300 nm thick) sequentially. Needless to say, the cathode 4030 may be formed from MgAg electrode which is a known cathode material. Subsequently, the cathode 4030 is connected to a wiring 4016 in the region Indicated by the cathode 4030 is connected to the FPC 4017 through [0177] The multHayer structure composed of lithium fluoride film and aluminum film is used in this Exampie as the cathode 4030. To be concrete, the EL layer 4029 is coated by vapor deposition with a lithium fluoan electrically conductive paste material 4032.

8 X contact holes in the Interlayer insulating film 4026 and the insulating film 4028. These contact holes may be etching to form the opening before the EL layer is ng, the interlayer insulating film 4026 may be etched goes etching to form the contact hole for the pixel elecsimultaneously. Contact holes of good shape may be 10178] The electrical connection between the cathode 4030 and the wiring 4018 in the region 4031 needs formed when the interlayer insulating film 4026 underor when the Insulating film 4028 undergoes formed. When the Insulating film 4028 undergoes etchformed if the interlayer insulating film 4028 and the insutrode

lating film 4028 are made of the same material. [0179] Then, a passivation film 6003, a filling material 6004 and a covering material 6000 are formed so that these layers cover the EL element.

formed inside of the covering material 6000 and the Furthermore, the sealing material 7000 is and the end-sealing material 7001 is formed outside of substrate 4010 such as surrounding the EL element, the sealing material 7000. [0480]

\$ \$ desiccant in the filling material 6004, since a moisture element and also functions as an adhesive to adhere to the covering material 6000. As the filling vinyl acetate) can be utilized. It is preferable to form a a silicon resin, PVB (polyvinyl butyral), or EVA (ethylen-The filling material 6004 is formed to cover material 6004, PVC (polyvinyl chloride), an epoxy resin, absorption can be maintained. the EL

Also, spacers can be contained in the filling comprising barium oxide to maintain the moisture material 6004. It is preferable to use spherical spacers absorption in the spacers. [0182]

35 organic resin, can be used for relieving the pressure of in the case of that the spacers are contained film different from the passivation film, such as an in the filling material, the passivation film 6003 can relieve the pressure of the spacers. Of course, the other

As the covering material 6000, a glass plate, an aluminum plate, a stainless plate, a FRP (Fiberglass-Rein-

6

forced Plastics) plate, a PVF (Polyvinyl Fluoride) film, a Mytar film, a polyester film or an acryt film can be used. in a case that PVB or EVA is employed as the filling material 6004, it is preferable to use an aluminum foll with a thickness of some tens of µm sandwiched by a PVF film or a Mylar film.

[0184] It is noted that the covering material 6000 should have a light transparency with accordance to a light emitting direction (a light radiation direction) from the EL element.

FPC 4017 through the gap between the sealing material 7000 and the end-sealing material 7001, and the substrate 4010. As in the wiring 4016 explained above, other wirings 4014 and 4015 are also electrically con-The wiring 4016 is electrically connected to nected to FPC 4017 under the sealing material 4018.

The same reference numerals in Figs. 33A and 33B as [0186] An example in which another EL display device having a further different structure is manufactured is explained, with reference to Figs. 33A and 33B. In Figs. 32A and 32B Indicate same constitutive elements, so an explanation is omitted.

[0187] Fig. 33A shows a top view of the EL module in this embodiment and Fig. 33B shows a sectional view

of A-A' of Fig. 33A.

[0188] In the same way as in Figs.32A and 32B, the passivation film 6003 is formed to cover a surface of the EL element.

[0189] The filling material 6004 is formed to cover the EL element and also functions as an adhesive to

form a desiceant in the filling material 6004, since a adhere to the covering material 6000. As the filling material 6004, PVC (Polyviny) Chloride), an epoxy (Ethylenvinyl Acetate) can be utilized. It is preferable to resin, a silicon resin, PVB (Polyvinyl Butyral), or EVA moisture absorption can be maintained. ક્ષ

[0190] Also, spacers can be contained in the filling material 6004, it is preferable to use spherical spacers comprising barium oxide to maintain the moisture

organic resin, can be used for relieving the pressure of In the filling material, the passivation film 6003 can film different from the passivation film, such as an In the case of that the spaces are contained relieve the pressure of the spacers. Of course, the other absorption in the spacers. [0191]

forced Plastics) plate, a PVF (polyvinyl fluoride) film, a in a case that PVB or EVA is employed as the filling material 6004, it is preferable to use an aluminum foll with a thickness of some tens of m sandwiched by a As the covering material 6000, a glass plate, an aluminum plate, a stainless plate, a FRP (Fiberglass-Rein-Mylar film, a polyester film or an acryl film can be used. PVF film or a Mylar film. the spacers. જ

[0192] It is noted that the covering material 6000 should have a light transparency with accordance to a light emitting direction (a light radiation direction) from the EL element.

EP 1 006 589 A2

5 pass moisture and oxygen. In addition, it is possible to adhered by the sealing material (acts as an adhesive) employed if a heat resistance of the EL layer is admitted. It is preferable for the sealing material 6002 not to Next, the covering material 6000 is adhered 8001 is attached to cover side portions (exposed faces) of the filling material 6004. The flame material 6001 is is preferable. Also, a thermal curable resin can be using the filling material 6004. Then, the flame material 6002. As the sealing material 6002, a light curable resin add a desiccant inside the sealing material 6002.

[0194] The wiring 4016 is electrically connected to FPC 4017 through the gap between the sealing material 6002 and the substrate 4010. As in the wiring 4016 electrically connected to FPC 4017 under the sealing explained above, other wirings 4014 and 4015 are also materiai 6002.

illustrated in more detail in Fig.34. Fig. 35A shows the structure of the pixel region in the EL display device is for the pixel region. In Fig. 34, Fig. 35A and Fig. 35B, the the cross-sectional top view thereof and Fig. 35B shows the circuit diagram same reference numerals are referred to for the same In this embodiment, parts, as being common thereto.

may have a single-gate structure or a triple-gate structure, or even any other multi-gate structure having more through, in this Embodiment, the switching TFT 3002 has such a double-gate structure, but is not limitative. It processes illustrated hereinabove, and their two TFTs as connected in series, and therefore has the than three gates. As the case may be, the switching TFT [0196] in Fig. 34, the switching TFT 3002 formed on the substrate 3001 is NTFT of the invention (cf. Embodiments 1 to 7). In this Embodiment, it has a double-gate structure, but its structure and fabrication process do not so much differ from the structures and the fabricadescription is omitted herein. However, the double-gate structure of the switching TFT 3002 has substantially advantage of reducing the off-current to pass there-3002 may be PTFT of the Invention. ţ

જ્ઞ

3002 is electrically connected with the gate electrode between. The wire indicated by 3038 is a gate wire for The current-control TFT 3003 is NTFT of the 3037 in the current-control TFT, via the wire 3036 thereelectrically connecting the gate electrodes 3039a and nvention. The drain wire 3035 in the switching TFT 3039b in the switching TFT 3002. [0197]

5

region) is so constructed that the gate electrode overlaps with the drain area in the current-control TFT, via a current-control TFT is a unit for controlling the quantity unit, therefore, the structure of the invention is extremely favorable, in which an GOLD region (a second impurity TFT 3003 has the structure defined in the invention. The fore, a large quantity of current passes through it, and the unit, current-control TFT has a high risk of thermal degradation and degradation with hot carriers. To this [0198] It is very important that the current-control of current that passes through the EL element. There-

gate-insulating film therebetween.

3003 is illustrated to have a single-gate structure, but it may have a multi-gate structure with plural TFTs connected in series. In addition, plural TFTs may be connected in parallel so that the channel-forming region is substantially divided into piural sections. In the structure of that type, heat radiation can be effected efficiently. The structure is advantageous for protecting the device in this embodiment, the current-control TFT with it from thermal deterioration.

(power line) 3006, from which a constant voltage is all The capacitor 3004 functions to retain the voltage applied to the gate in the current-control TFT 3003. The drain wire 3040 is connected with the current supply line As in Fig. 35A, the wire to be the gate elecby 3004, via an insulating film therebetween. In this trode 3037 in the current-control TFT 3003 overlaps with the drain wire 3040 therein in the region indicated state, the region Indicated by 3004 forms a capacitor the time applied to the drain wire 3040. 5 8

viously planarize as much as possible the previously formed layers before the formation of the pixel electrode thereon so that the EL layer could be formed on the On the film 3041, formed is a planarizing film 3042 of an insulating resin. It is extremely important that the difference in level of the layered parts in TFT is removed through planarization with the planarizing film 3042. On the switching TFT 3002 and the currentcontrol TFT 3003, formed is a first passivation film 3041. This is because the EL layer to be formed on the previously formed layers in the later step is extremely thin, and if there exist a difference in level of the previously formed layers, the EL device will be often troubled by light emission failure. Accordingly, it is desirable to prepianarized surface. [0201]

25

ક્ષ

channel type TFT for the current-control TFT in the case of the conductive film with high reflectivity is used for the pixel electrode 3043. Moreover, it is preferable that the ver alloy, or of a laminate of those films. Needless-to-say, the pixel electrode 3043 may have a laminate structure with any other electroconductive films. trode 3043 is electrically connected with the drain in the pixel electrode 3043 is of a low-resistance electrocon-The reference numeral 3043 indicates a current-control TFT 3003. It is preferable to use a nductive film of an aluminum alloy, a copper alloy or a silpixel electrode (a cathode in the EL device) of an electroconductive film with high reflectivity. The pixel elec-[0202]

\$

organic EL material for the light-emitting layer may be any n-corijugated polymer material. Typical polymer [0203] In the recess (this corresponds to the pixel) separately formed in different pixels, corresponding to different colors of R (red), G (green) and B (blue). The materials usable herein include Polyparaphenylenevilating film (preferably of a resin), the light-emitting layer 3045 is formed, in the illustrated structure, only one pixel is shown, but plural light-emitting layers could be formed between the banks 3044a and 3044b of an insu-

Polyvinylcarbazole (PVK) materials, Polyfluorene materials, etc. materials, nylene

H. Becker, O. Gelsen, E. Klunge, W. Kreuder, and H. Spreitzer; Polymers for Light Emitting Diodes, Euro Disolay Proceedings, 1999, pp. 33-37" and in Japanese Patent Laid-Open No. 10-92576(1998). Any of such Various types of PPV-type organic EL materials are known, such as those disclosed in "H. Shenk, known materials are usable herein.

[0205] Concretely, cyanopolyphenylenes may be used for red-emitting layers; polyphenylenevinnylenevinylenes or polyalkylphenylenes may be for blue-emitting layers. The thickness of the flim for the light-emitting layers may fall between 30 and 150 nm ylenes may be for green-emitting layers: and polyphe-(preferably between 40 and 100 nm).

[0206] These compounds mentioned above are referred to merely for examples of organic EL materials employable herein and are not limitative at all. The lightemitting layer may be combined with a charge transportation layer or a charge injection layer in any desired manner to form the Intended EL layer (this is for light emission and for carrier transfer for light emission).

strate the embodiment of using polymer materials to ilve. Apart from this, low-molecular organic EL materials may also be used for light-emitting layers. For charge employable are inorganic materials such as silicon carbide, etc. Various organic EL materials and inorganic materials for those layers are known, any of which are Specifically, this Embodiment is to demonform light-emitting layers, which, however, is not limitatransportation layers and charge injection layers, further usable herein. [0207]

been formed, it is preferable that the transparent electroconductive film for the anode is of a material capable 3048 of PEDOT (polythiophene) or PAni (polyaniline) is formed on the light-emitting layer 3045 to give a taminate structure for the EL layer. On the hole injection electroconductive film. In this Embodiment, the light having been emitted by the light-emitting layer 3045 radiates therefrom in the direction toward the top surface (that is, in the upward direction of TFT). Therefore, in this, the anode must transmit light. For the transparent electroconductive film for the anode, usable are compounds of Indium oxide and tin oxide, and compounds of Indium oxide and zinc oxide. However, since the anode is formed after the light-emitting layer and the hole injection layer having poor heat resistance have of being formed into a film at as low as possible temper-In this Embodiment, a hole injection layer layer 3046, formed is an anode 3047 of a transparent

cated herein Indicates a capacitor comprising the pixel When the anode 3047 is formed, the EL device 3005 is finished. The EL device 3005 thus fabrithe hole injection layer 3046 and the anode 3047. As in Fig. 354, the region of the pixel electrode 3043 is nearly electrode (cathode) 3043, the light-emitting layer 3045,

the same as the area of the pixel. Therefore, in this, the entire pixel functions as the EL device. Accordingly, the light utility efficiency of the EL device fabricated herein Is high, and the device can display bright images.

degassing. With the second passivation film 3048 of that type, the reliability of the EL display device is [0210] In this Embodiment, a second passivation film 3048 is formed on the anode 3047. For the second passivation film 3048, preferably used is a silicon nitride film or a silicon oxynitride film. The object of the film ronment. The film 3048 has the function of preventing oxidation and has the function of preventing It from 3048 is to Insulate the EL device from the outward envithe organic EL material from being degraded through

a pixel region for the pixel having the constitution as in Fig. 34, and has the switching TFT through which the and the current-control TFT resistant to hot carrier injection. Accordingly, the EL display panel fabricated herein As described hereinabove, the EL display panel of the Invention fabricated in this Embodiment has off-current to pass is very small to a satisfactory degree, has high reliability and can display good images.

can be combined with any constitution of Embodiments The constitution of the embodiment of Fig.34 1 to 7 in any desired manner. Incorporating the EL disance of Embodiment 12 as its display part is play device of this Embodiment into the electronic appliadvantageous. [0212]

The constitution of the EL display panel of Fig.36 differs from that illustrated in Fig. 34 only in the EL device part and the current-control TFT part. Therefore, the structure in which the EL device 3005 has a reversed description of the other parts except those different [0213] As other structure of the pixel portion, the structure is described below with reference to Fig.36. parts is omitted herein.

referred to is that of Embodiment 1 to 7. [0215] In Fig.38, the pixel electrode (anode) 3050 is [0214] In Fig. 36, the current-control TFT 3103 may be PTFT of the invention. For the process of forming it,

used is an electroconductive film of a compound of bie is an electroconductive film of a compound of Indlum of a transparent electroconductive film. Concretely, indium oxide and zinc oxide. Needless-to-say, also usa-

oxide and tin oxide.

etonatopotassium (hereinafter acack), and a cathode lating film have been formed, a light-emitting layer 3052 of polyvinylcarbazole is formed between them in a soluformed are an electron Injection layer 3053 of acetylac-3054 of an aluminum alloy. In this case, the cathode After the banks 3051a and 3051b of an insution coating method. On the light-emitting layer 3052, 3054 serves also as a passivation film. Thus is fabricated the EL device 3101 [0216]

(0217) In Fig.36, the light having been emitted by the light-emitting layer 3052 radiates in the direction

7

direction of the arrow illustrated.

EP 1 006 589 A2

this Embodiment into the electronic appliance of Embodiment 12 as its display part is advantageous. desired manner. Incorporating the EL display panel of The constitution of Fig.36 can be combined with any constitution of Embodiments 1 to 7 in any

(electroluminescence) display device has a pixel differ-3201 indicates the source wire for the switching TFT 3202; 3203 indicates the gate wire for the switching TFT 3202; 3204 indicates a current-control cate current supply lines; and 3207 indicates an EL ele-Next, a description will be made with refer-TFT; 3205 indicates a capacitor; 3208 and 3208 indience to Figs.21A to 21C on an example in which an EL ent from that of the circuit diagram of Fig. 35B. [0219]

are lineal-symmetrically formed with the current supply cally, this embodiment is characterized in that two pixels line 3206 being the center between them. Since the this embodiment is advantageous in that the pixel pat-In the embodiment of Fig. 21A, the current number of current supply lines can be reduced therein, supply line 3808 is common to the two pixels. Specifitern can be much finer and thinner. [0221]

In Fig. 21B, the current supply line 3208 is limitative. Being different from the illustrated case, the two may overlap with each other via an insulating film therebetween so far as they are of different layers. Since the current supply line 3208 and the gate wire 3203 may enjoy the common exclusive area therein, this formed in parallel to the gate wire 3203. Specifically, in this, the current supply line 3208 is so constructed that it does not overlap with the gate wire 3203, but is not embodiment is advantageous in that the pixel pattern can be much finer and thinner.

S

reduced therein, this embodiment is advantageous in is characterized in that the current supply line 3208 is cally formed with the current supply line 3208 being the The structure of the embodiment of Fig. 21C like In Fig. 21B, and that two pixels are lineal-symmetrivide the current supply line 3208 in such a manner that it overlaps with any one of the gate wires 3203a and 3203b. Since the number of current supply lines can be formed in parallel to the gate wires 3203a and 3203b, center between them. In this, it is also effective to prothat the pixel pattern can be much finer and thinner. [0223]

\$

having the pixel structure of this Embodiment into the The constitution of Figs. 21A to 21C can be combined with any constitution of Embodiment 1 to 7 in any desired manner, incorporating the EL display panel electronic appliance of Embodiment 12 as its display part is advantageous.

8

Embodiment 11

For the foregoing liquid crystal display device of the present invention, various liquid crystals other than a nematic liquid crystal can be used. For

671-673, "Thresholdless antiferroelectricity in liquid crystals and its application to displays" by S. Inul et al.; Exhibiting Wide Viewing Angle with Fast Response example, it is possible to use a liquid crystal disclosed in 1998, SID, "Characteristics and Driving Scheme of Polymer-Stabilized Monostable FLCD Exhibiting Fast Response Time and High Contrast Ratio with Gray-Scale Capability" by H. Furue et al.; 1997, SID DIGEST 841, "A Full-Color Thresholdless Antiferroelectric LCD Time" by T. Yoshida et al.; 1996, J. Mater. Chem. 6(4), or US Patent No. 5594569. 2

roelectric liquid crystal as shown in Fig. 22 is called a "Half - V-shaped switching mode". The vertical axis of phase - chiral smectic phase is caused while applying a DC voltage, and a cone edge is made to almost coincide with a rubbing direction. A display mode by the ferthe graph shown in Fig. 22 indicates transmissivity (in switching mode FLCD* by Terada et al., Collection of division full-color LCD with fermelectric liquid crystal" by applied voltage. The details of the "Half - V-shaped Preliminary Papers for 46th Applied Physics Concerned Fig. 22 shows electro-optical characteristics of single stable ferroelectric liquid crystal (FLC) in which the ferroelectric liquid crystal (FLC) exhibiting a transition series of isometric phase - cholesteric phase - chiral smectic phase is used, transition of cholesteric an arbitrary unit) and the horizontal axis indicates switching mode" are described in "Half - V-shaped Joint Lecture Meeting, March 1999, p. 1316, and "Time-5 8 33

Yoshihara et al., Liquid Crystal, Vol. 3, No. 3, p. 190. [0227] As shown in Fig. 22, it is understood that when such a ferroelectric mixed liquid crystal is used, low voltage driving and gradation display becomes possible. For the liquid crystal display device of the present Invention, it is also possible to use the ferroelectric liquid crystal exhibiting such electro-optical characteristics.

23

iting electro-optical response characteristics in which transmittance is continuously changed with respect to liquid crystal (AFLC). In mixed liquid crystals including electra-optical response characteristics, and a liquid [0228] A liquid crystal exhibiting antiferroelectricity in some temperature range is called an antiferroelectric the antiferroelectric liquid crystal, there is one called a thresholdless antiferroelectric mixed liquid crystal exhiban electric field. Some thresholdless antiferroelectric mixed liquid crystal exhibits the so-called V-shaped crystal in which its driving voltage is about ±2.5 V (cell thickness is about 1 µm to 2 µm) has also been found.

45

and the dielectric constant of the liquid crystal itself is roelectric mixed liquid crystal is used for a liquid crystal tively large holding capacitance for a pixel. Thus, it is preferable to use the thresholdiess antiferroelectric in general, the thresholdless antiferroelectric mixed liquid crystal has large spontaneous polarization. high. Thus, in the case where the thresholdless antiferdisplay device, it becomes necessary to provide relamixed liquid crystal having small spontaneous polariza-Ę,

જ

₽

Embodiment 12

active matrix liquid crystal display device made from a TFT circuit of the present invention, with reference to Figs. 19A to 19E, Figs. 23A to 23D and Figs. 24A to given on a semiconductor device incorporating an [0231] In this embodiment, a description will be

As such a semiconductor device, a portable information terminal (an electronic book, a mobile computer or a cellular phone), a video camera, a still-image camera, a personal computer, TV etc. may be enumerated. Examples of those are shown in Figs. 19A to 19E, Figs. 23A to 23D and Figs. 24A to 24D. [0233] Fig. 19A le a malinitaria

invention can be applied to the sound output section 9002, the sound input section 9003 and the display Fig. 19A is a cellular phone that is composed of a main body 9001, a sound output section 9002, a tion switches 9005, and an antenna 9006. The present sound Input section 9003, a display device 9004, operadevice 9004 having an active matrix substrate.

tery 9105, and an image receiving unit 9106. The present invention is applicable to the voice input unit prised of a main body 9101, a display device 9102, a voice Input unit 9103, operation switches 9104, a bat-9103, the display device 9102 having an active matrix Fig. 19B shows a video camera that is comsubstrate and the image receiving unit 9108. [0234]

용

\$ S Image receiving unit 9203, operation switches 9204, and a display device 9205. The present invention can be Fig. 19D shows a head mount display that is comprised of a main body 9201, a camera unit 9202, an Fig. 19C shows a mobile computer that is applied to the image receiving unit 9203 and the display device 9205 having an active matrix substrate. [0236] [0235]

comprised of a main body 9301, a display device 9302 and arm portions 9303. The present invention can be applied to the display device 9302. Further, although not shown, the present invention can also be used for other signal control circuits.

display data stored in a mini-disk or a DVD, or a data switch 9505 and an antenna 9506. The book is used to Fig. 19E shows a portable electronic book hat is comprised of a main body 9501, display devices 9503, a memory medium 9504, an operation 9503 are direct-vision type display devices, to which the received with the antenna. The display devices 9502, present invention may be applied. [0237]

prising a main body 9401, an image inputting unit 9402, Fig. 23A shows a personal computer coma display device 9403 and a key board 9404.

Fig. 23B is an electronic game equipment

such as a television game or a video game, and is com-

conventional CRT can be used for the display device 2407. The present invention can be effectively applied, ture of the display devices 2406 and 2407. In addition, a if the display device 2407 is a 24 to 45 inch liquid crystal the sub display to display information from the recording medium 2408, the equipment operation status, or touch sensors can be added for use as a control panel. Fur-2409, and the display device 2407 to communicate with each other, hard wired communication may be used, or sensor sections 2410 and 2411 can be provided for tion. The present invention can be used in the manufacboth display the same information, or the former may be taken as the main display and the latter may be taken as ther, in order for the main body 2405, the controller either wireless communication or optical communicaand a display device 2406 incorporated into the main body 2405. The display device 2407 and the display device 2408 incorporated into the main body 2405 may posed of: a main body 2405 loaded with a recording medium 2408 and with electric circuits 2412 containing a CPU, etc.; a controller 2409; a display device 2407. television.

prises a main body 2413, a display device 2414, a speaker unit 2415, a recording medlum 2416, and an operation switch 2417. Incidentally, this player uses as Fig. 23C shows a player that employs a the recording medium a DVD (Digital Versatile Disc) CD and the like to appreciate music and films, play recording medium in which programs are recorded (hereinafter referred to as recording medium), and com games, and connect to the Internet. [0240]

receiving unit (not shown). The present invention is a main body 2418, a display device 2419, an eye plece section 2420, operation switches 2421, and an Image applicable to the display device 2419 and other signal [0241] Fig. 23D shows a digital camera comprising control circuits.

prising a display device 2601 and a screen 2602. The present invention is applicable to the display device and Fig. 24A shows a front-type projector comother signal control circuits. [0242]

prising a main body 2701, a display device 2702, a mirror 2703, and a screen 2704. The present invention is applicable to the display device (which is especially effective if it is a 50 to 100 inch) and other signal control Fig. 24B shows a rear-type projector com-[0243]

cal system including a projection iens. This embodiment shows an example of "Three plate type" using three liq-Fig. 24C is a diagram showing an example of 2805 to 2807, dichrolc mirrors 2803 and 2804, optical devices 2810 and a projection optical system 2812. The projection optical system 2812 is composed of an optiuid crystal display devices 2810 but not particularly limthe structure of the display devices 2601, 2702 in Figs. 24A and 24B. The display device 2601 or 2702 comprises a light source optical system 2801, mirrors 2802, lenses 2808, 2809 and 2811, liquid crystal [0244]

EP 1 006 589 A2

48

also to a "Single plate type" optical system. Further, in ted thereto. For Instance, the invention may be applied

ization function, a film for adjusting a phase difference, Fig. 24D Is a diagram showing an example of and an IR film may be sultably provided by a person the light path indicated by an arrow in Fig. 24C, an optical system such as an optical iens, a film having a polarwho carries out the invention.

having a polarization function, a film for adjusting a a compound prism 2815, collimator lenses 2816 and shown in Fig. 24D is uses tow light sources, but three, four, or more light sources, may be used. Of course a to the light source optical system an optical lens, a film the structure of the light source optical system 2801 in Fig. 24C. In this embodiment, the light source optical sion element 2819. The light source optical system single light source is acceptable. For example, a person who carries out the trivention is allowed to sultably add 2820, lens arrays 2817 and 2818, a polarization conversystem 2801 comprises a light sources 2813 and 2814, phase difference, and an IR film.

15

8

thus has so wide application range that it is applicable to the present invention may be applied to an image sensor and an EL display element. The present invention electronic equipment in any field. The present invention Other than those, though not shown here, has the following effects. [0246]

25

ଞ Iquid crystal display device capable of withstanding a tion. As a result, it was possible to raise reliability of a vided at the periphery, so that it was possible to obtain a [0247] By carrying out the present invention, it was semiconductor device including a CMOS circuit fabricated with the crystalline TFT, specifically a pixel portion of a liquid crystal display device and a driver circuit propossible to obtain a crystailine TFT with stable opera-

of a TFT, it is also possible to determine the respective does not overlap with the gate electrode, which enables fabrication of TFTs corresponding to the respective driving voltages through the same step in the case where tion, in a second impurity region formed between a drain region, it is possible to easily control the individual Impurity region overlaps with a gate electrode and a region (LDD region) not overlapping with the gate electrode. Specifically, in accordance with a driving voltage lengths of the region (GOLD region) where the second impurity region overlaps with the gate electrode and the region (LDD region) where the second impurity region the TFTs are made to operate with different driving voil-Moreover, according to the present Invenchannel formation region of an n-channel TFT and a lengths of a region (GOLD region) where the second ages in the same substrate. [0248]

Ş

Such features of the present invention were extremely sultable for an active matrix type liquid crystal display device in which driving voltages and required TFT characteristics are different between a pixel portion and a driver circuit.

same time, a pixel TFT provided in a pixel portion, a retaining capacitor and a driver circuit TFT provided in a in this Embodiment 13, a method of fabricating, at the tion will be described with reference to Figs.25A to 29B. Another embodiment of the present invenperiphery of the pixel portion.

and tantalum nitride (TaN), and the second layer is formed of W. Because these materials are thermally stable and are hard to be eroded as compared with Al Embodiment 13 has a two-layer structure, as shown in first and second layers are formed from an element, or an alloy having the element as a main component, or a compound of the element which element is selected from the group consisting of Ta, W, TI and Mo. Among them, the best combination is that the first layer is formed of Ta, tantaium nitride (TaN) or a multi-layer of Ta and Cu, these materials are suitable for the process of A gate electrode of the TFT described in this Embodiment Mode 1 and Embodiment 1. However, this Embodiment 1 is different from them in that both of the the TFT of the present invention.

eral region other than the pixel portion is increased to Therefore, these materials are not always suitable for a ment is selected from the group consisting of Ta, W, TI case of manufacturing a display device having a display display size is increased, it becomes impossible to caused by influence of the wiring resistance. Also, when to reduce the wiring resistance, the area of the periphthe display size of 4 inches or more. Because length of wiring provided over a substrate is necessarily increased as the ignore the problem associated with the signal delay time the width (thickness) of the wiring is increased in order However, as in a case of using a semiconductor film as the first layer of the gate electrode, an element, or an alloy having the element as a main component, or a compound of the element which eleand Mo has an areal resistance of about 100 or more. ð extremely damage the appearance [0252]

35

ong use.

\$

ering the display size of the display area, the 13 inch has a diagonal of 460mm. This Embodiment 13 of these display devices and minimizing the area the VGA has 480 gate lines and 640 source lines, and class has a diagonal of 340mm, and the 18 inch class describes a method for solving the delay time problem XGA has 768 gate lines and 1024 source lines. Consid-Considering the pixel density for example, [0253]

NO₂, and a hydrogenated silicon oxinitride film 2502b is bly 50 to 100 nm) by plasma CVD using SiH4. NH3 and formed to a thickness of 50 to 200nm (preferably 100 to substrate 2501. For example, a silicon oxinitride film First, as shown in Fig.25A, a base film 2502 2502a is formed to a thickness of 1 to 200 nm (preferacomprising an insulating film such as silicon oxide film, silicon nitride film or silicon oxinitride film Is formed on a required for the wirings.

ឌ

have been formed from a semiconductor film having an Island semiconductor layers 2503 to 2506 are formed of a crystalline semiconductor film which amorphous structure by a laser crystallization method ductor layers 2503 to 2506 has a thickness of 25 to 80 manium (SIGe) alloy. However, the material of the or a thermal crystallization method. The island semiconnm (preferably 30 to 60 nm). The crystalline semiconductor film preferably comprises silicon or silicon gercrystalline semiconductor film is not limited thereto.

condensed to a width of 100 to 1000 µm for example 400 µm in a linear shape is inadiated throughout the using excimer laser or YAG taser in putse oscillation in case of using the YAG laser, the second harmonic (typically 350 to 500 mJ/cm²). In this way, a laser light tor film by the laser crystallization method is conducted type or continuous light emitting type. In case of using ductor film. The crystalitzation condition may be determined by a person who carries out the present invention. In case of using the excimer laser, the pulse thereof is used at a pulse oscillation frequency of 1 to The formation of the crystalline semiconducthese lasers, a laser light is emitted from the laser oscillator, and then condensed into a linear shape through oscillation frequency is 30 Hz, and the laser energy denentire surface of the substrate. At this time, the overlapan optical system, and then irradiated to the semiconsity is 100 to 400 mJ/cm² (typically 200 to 300 mJ/cm²) $10 \mathrm{kHz}$ at a laser energy density of 300 to 600 mJ/cm 2 ping percentage (overlap percentage) of the linear laser light is 80 to 98 %.

insulating film containing silicon by plasma CVD or sputoxinitride and has a thickness of 40 to 150 nm. Of course, the gate insulating film is not limited to the film comprising silicon oxinitride above. The gate insulating example, in case of using a silicon oxide film, this is A gate Insulating film 2507 is formed of an tering to a thickness of 40 to 150 nm. in this Embodiment 13, the gate insulating film comprises a silicon structure of an Insulating film containing silicon. For icate) and O₂ mixed with each other, which are disslty of 0.5 to 0.8 W/cm2 of a high frequency (13.58 film may be a single-layer structure or a multi-layer formed by plasma CVD using TEOS (tetraethyl orthosilcharged at a reaction pressure of 40 Pa, a substrate temperature of 300 to 400 °C, at an electric power den-Mhz). The silicon axide film formed in this way can exhibit an excellent characteristic by subsequent thermal annealing at 400 to 500 °C. [0257]

A first conductive film 2508 and a second conductive film 2509 which become a gate electrode

Embodiment 13, the first conductive film 2508 comprises Te and has a thickness of 50 to 100 nm, and the formed on the gate insulating film 2507. In this second conductive film comprises W and has a thick ness of 100 to 300 nm.

suitable for the gate electrode. In case of forming $\boldsymbol{\alpha}$ a tantalum nitride having a thickness of about 10 to 50 nm and having a close crystalline structure to the α vent the film from peeling off. Because α phase Ta film for the gate electrode. However, because B phase Ta phase Ta film, the a phase Ta film can easily be of Ta with Ar. In this case, by adding Xe or Kr to the Ar, has resistivity of about 20 μΩcm, this film can be used phase Ta film, by forming, as a base film of this Ta film, The Ta film is formed by sputtering a target the inner stress of the Ta film can be alleviated to prefilm has a resistivity of about 180 μΩcm, this film is not

The W film is formed by sputtering using W resistivity. Therefore, in case of sputtering, by using a the W film, the crystallization is impaired to increase the as a target. The W film can be formed by thermal CVD using tungsten hexafluoride (WF₆). Anyhow, it is necessary that the resistance is lowered in order to use the film for the gate electrode, and it is preferable that the resistivity of the W film is 20 $\mu\Omega$ cm or less. The resistiv-Ity of the W film can be lowered by enlarging the crystal grains of the W film. It is to be noted that in case that a lot of Impurity elements such as oxygen are present in W target having purity of 99.9999 % with sufficient care to prevent impurity from entering from the gas phase during the formation of the W film, resistivity of 9 to 20 μΩcm can be realized. [0320]

2514 are formed from resist, and the first etching treatment of the formation of the gate electrode is conducted. In this Embodiment 13, the first etching Next, as shown in Fig.25B, masks 2510 to peldnoo plasma) method discharging etching gases of ${\rm CF_4}$ and ${\rm Cl_2}$ mixed with each other at a pressure of 1 Pa at RF (13.56 MHz) power of 500 W supplied to the coil type electrode. The substrate side (the sample stage) is supplied with RF (13.58 MHz) power of 100 W to substantlaily apply negative self-blas voltage. In case of mixing CF4 and Cl2 with each other, both of the W film and the treatment is conducted by ICP (inductively Ta film are etched to the same degree. [0261]

Ing the resist mask in the suitable shape, the side edges of the first and second conductive films are tapered by the selection ratio of the sillcon oxinitride film with Under the above etching condition, by formvirtue of the effect of the blas voltage applied to the substrate side. The tapered part has an angle of 15 to 45°. In order to conduct the etching without leaving over any residue on the gate Insulating film, the etching period of time is increased at a ratio of about 10 to 20 %. Because respect to the W film is 2 to 4 (typically 3), the exposed surface of the silicon oxinitride film is etched at about 20 to 50 nm by the overetching treatment. Thus, the con-

2515b to 2519b) having the first tapered shape are ductive layers 2515 to 2519 (the first conductive layers 2515a to 2519a and the second conductive layers formed by the first etching treatment.

ଝ

EP 1 006 589 A2

impurity element for imparting n-type is pressure of 1 Pa at RF (13.58MHz) power of 500 W supplied to a coll-type electrode with etching gases of CF4, $\rm Cl_2$ and $\rm O_2$ mixed with each other. The substrate side against the impurity element for imparting n-type to form manner. The first impurity regions 2520 to 2523 is ing treatment. Under these conditions, the W film is added by the first doping treatment. This is conducted by fon doping method or fon implantation method. In the lon doping method, the dose is 1 \times 10¹³ to 5 \times 10¹⁴ atoms/cm2, and the acceleration voltage is 60 to 100 cally phosphorus (P) or arsenic (As) is used. In this the conductive layers 2515 to 2519 acts as masks added with the impurity element for imparting n-type at [0264] Next, as shown in Fig.25C, the second etchmethod similarly to the above, plasma is generated at a selectively anisotropically etched to make the first conductive layers 2524 to 2528 of rectangular shapes from the second conductive layer. At this time, the first lapered conductive layers 2515a to 2519a remain as KeV. A the impurity element for imparting n-type, an element belonging to 15 group of the periodic table, typl-Embodiment 13, phosphorus (P) was used. In this case, the first impurity regions 2520 to 2523 in self-aligned ing treatment is conducted. By using ICP etching (the sample stage) is supplied with RF (13.58Mhz) power of 20 W, and is applied with a self-bias voltage which is low as compared with the case of the first etcha concentration range of 1 x 10^{20} to 1 x 10^{21} atoms/cm³ they are.

The etching reaction of the W film and the Ta from vapor pressures of the reaction product and the vapor pressure of WF₆ which is a fluoride of W is mixed gases, CF4 and O2 are reacted with each other to film by the mixed gases of CF4 and Cl2 can be inferred radical or ion produced. The vapor pressures of fluoride and chloride of W and Ta are compared as follows. The extremely high. The vapor pressures of WCIs, TaFs and both of the W film and the Ta film are etched with mixed gases of CF4 and Cl2. However, by adding O2 to the produce CO and F, with the result that a lot of F radicals and F ions are produced. As a result, the etching speed (rate) of the W film whose fluoride has a high vapor pressure is increased. On the other hand, even if F in the Ta film is increased in amount, increase of the etchng speed (rate) is relatively little. Further, because Ta is readily oxidized as compared with W, the surface of Ta s oxidized by adding O2. Because the oxide of Ta is not reacted with fluorine or chlorine, the etching speed rate) of the Ta film is further lowered. Accordingly, the rom each other largely to enable selective etching of TaCls are same degrees to each other. Accordingly, stching speeds (rates) of the W film and the Ta film differ

Ş

to 2537 having tapered parts at an angle of 15 to 45° at etching. The second conductive layers 2534 to 2538 (the first conductive layers 2534a to 2538a and the second conductive layers 2534b to 2538b) having tapered Subsequently, as shown in Fig. 28A, the third etching treatment is conducted. The condition of the ing treatment. The third shape conductive layers 2534 their side edges are formed. The resist masks on the conductive layers are eroded at the same time with this third etching treatment is same as that of the first etchshape are formed by the third etching treatment.

ing treatment is same as that of the second etching etched to make the second conductive layers 2539 to 2543 of rectangular shape from the second conductive [0267] Next, as shown in Fig. 26B, the fourth etching heatment is conducted. The condition of the fourth etchtreatment. The W film is selectively anisotropically layers. At this time, the second tapered conductive layers 2534a to 2538a remain as they are.

tration of the impurity element for imparting n-type is 1 x 10^{17} to 1 x 10^{19} atoms/cm³ in the second impurity regions and is 1 x 10^{19} to 1 x 10^{19} atoms/cm³ in the third (0268) Next, Impurity element for Imparting n-type is doped under a high acceleration voltage condition at a ment. For example, the acceleration voltage is 70 to 120 KeV, and the dose is 1 x 10¹³/cm². In this way, new Impurity regions are formed inside the first impurity regions formed in the island semiconductor layer in Fig.25B. In the doping, the second conductive layers 2539 to 2543 having rectangular shape are used as dose fowered as compared with the first doping treatmasks against the impurity element. The doping condition is such that regions under the second tapered conductive layers 2534a to 2538a are added with the impurity element. Accordingly, the third impurity regions 2548 to 2551 overlapping with the second tapered conand impurity regions between the first impurity regions and the third impurity regions are formed. The concenductive layers 2534a to 2538a are formed, and the sec-Impurity regions. 8 R

33

The impurity concentration in the region is 2×10^{20} to 2×10^{20} rity region 2555 of the opposite conductivity type is aligned manner. At this time, the entire surfaces of the sland semiconductor layers 2503, 2505 and 2508 for masks 2552 to 2554. The Impurity region 2555 is formed in the island semiconductor layer 2504 for formimpurity element, the impurity region is formed in a self-Next, sa shown in Fig. 26C, the fourth Impuing a p-channel type TFT. Using the second conductive layer 2540 of rectangular shape as a mask against the forming n-channel type TFT are covered with the resist formed by lon doping method using diborane x 10²¹ atoms/cm³

S

By the staps above, the impurity region is formed in each Island semiconductor layer. Also, the shape are formed. Each of these second conductive layers and the corresponding one of the second tapered second conductive layers 2539 to 2543 of rectangular [0270]

formed in one are body to function as a gate electrode.

600 °C. In this Embodiment 13, the thermal treatment is live island semiconductor layers for controlling conductivity type is subsequently activated. The activation step can also be used for the activation step. The thermal ing oxygen at a concentration of 1 ppm or less, preferably 0.1 ppm or less, at 400 to 700 °C, typically 500 to The impurity element added to the respecnace. Laser annealing or rapid thermal annealing (RTA) annealing is conducted in nitrogen atmosphere containis conducted by thermal annealing using annealing furconducted at 500 °C for four hours.

atmosphere containing hydrogen at 3 to 100 % to hydroducted at 300 to 450 °C for one to twelve hours in an method, plasma hydrogenation (using hydrogen excited In this thermal treatment, the surfaces of the second conductive layers 2539 to 2543 having rectangular shape are changed into conductive layers 2534c to 2538c made of tungsten nitride and having a thickness 5 to 80 nm. Further thermal treatment is congenate the Island semiconductor layers. This step terminates dangling bonds in the semiconductor layers with hydrogen thermally excited. As another hydrogenation by plasma) may be conducted. (Fig.27A) [0272]

8

\$ scribed resist pattern is formed, and by the etching nm, and an Al film (not shown) containing T1 at 0.1 to 2 weight % is formed as the low resistant conductive layer ing treatment of the capacitor line and the gate wiring by material such as a material containing At or Cu as a That is, a Ti film is formed to a thickness of 50 to 100 on the entire surface of the Ti film. The thickness is 200 At this time, a capacitance line 2558 connected with the retaining capacitor provided in the pixel portion is formed from the same material. By conducting the etchwet etching using an etching solution of phosphoric acid, they can be formed while maintaining selective After the activation and the hydrogenation, the gate wiring is formed from a low resistant conductive main component. In this Embodiment 13, Al is used. to 400 nm (preferably 250 to 350 nm). Then, a pretreatment the gate wirings 2556 and 2557 are formed. processability with respect to the base. [0273]

ype.

as a first interlayer insulating film 2559 to a thickness of are formed, and drain wirings 2565 to 2567 forming contacts with drain regions are formed, and pixel electrode 100 to 200 nm. A second interlayer insulating film 2560 2568 is formed. Thus, an active matrix substrate can be In Fig.27C, a silicon oxinitride film is formed Then, source wirings 2561 to 2564 forming contacts with source regions of the Island semiconductor layer made of organic insulating material is formed thereon [0274]

are formed over this active matrix substrate. Nnnel type TFTs 2701 and 2703 and a p-channel type 2702 are formed in the driving circuit 2706. The pixel portion 2707 has a pixel TFT 2704 comprising an A driving circuit 2706 and a pixel portion [0275]2707

27

n-channel type TFT. And the pixel portion 2707 has a retaining capacitor 2705 connected with the pixel TFT.

conductive layer 2534a forming the gate electrode, and side the gate electrode, and a first impurity region 2572 functioning as a source region, and a first impurity The n-channel type TFT 2701 has a channel formation region 2569, and a third impurity region 2570 (GOLD region) overlapping with the second tapered a second impurity region 2571 (LDD region) formed out: region 2573 functioning as a drain region.

a fourth impurity region 2577 functioning as a source region, and a fourth impurity region 2578 functioning as The p-channel type TFT 2702 has a channel rity region 2576 formed outside the gate electrode, and formation region 2574, and a fourth impurity region 2575 overlapping with the second tapered conductive layer 2535a forming a gate electrode, and a fourth impua drain region.

outside the gate electrode, and a first impurity region The n-channel type TFT 2702 has a channel (GOLD region) 2580 overlapping with the second and a second impurity region (LDD region) 2581 formed 2582 functioning as a source region, and a first impurity formation region 2579, and a third impurity region lapered conductive layer 2538 forming a gate electrode region 2583 functioning as a drain region. [0278]

3

regions. The semiconductor layer 2593 functioning as added with impurity element. The regions 2594 and 2595 are added with impurity element for imparting n-(GOLD regions) 2585 and 2587 overlapping with the second tapered conductive layer 2537a, and second mpurity regions (LDD regions) 2586 and 2589 formed outside the gate electrode, and first impurity regions 2590, 2591 and 2592 functioning as source or drain one electrode of the retaining capacitor 2705 is not egions 2584 and 2585, and third impurity regions The pixel TFT 2704 has channel formation

[0280] Figs.28A and 28B show a part of a plan view of the active matrix substrate. The cross-section taken ings 2565 and 2566, and the pixel electrode 2568 are connected through contact holes with the source and drain regions (not shown) of the Island semiconductor layers 2503, 2504 and 2506. Further, the cross-section D-D' of Fig.28A and the cross-section E-E' of Fig.28B respectively. In Fig.29A, the gate wiring 2558 overlaps with the gate electrode 2534 outside the Island semiconductor layer 2503. Also, in Fig. 29B, the gate wiring 2557 overlaps along a line B-B' of Fig.28A and the cross-section taken along a line C-C' of Fig.28B correspond to B-B' and C-C' of Fig.27C. In Figs.28A and 28B, the gate Insulating film, the first interlayer Insulating film and the second interlayer insulating film are omitted. However, the the gate electrode 2537 outside the island semiconductor layer 2506. The gate electrode and the low source wirings 2561 and 2562, 2564 and the drain wirresistant conductive layer are in contact with and electri shown in Figs.29A and 29B, are

8

ħ

8 conductive material in this way, the wiring resistance applied to a display device having a pixel portion (disconducting with each other through no contact hole. By forming the gate wiring from a low resistant can be sufficiently lowered. Accordingly, it can play size) of 4 inches class or more.

Embodiment 14

In this Embodiment 14, an example in which passivation layer 3001 is formed to a thickness of 20 to 100 nm. This layer comprises silicon nitride or silicon a gate wiring is formed from Cu is described. First, in the same way as in Embodiment, steps up to Fig.27a Thereafter, as shown in Fig.30, a first are conducted.

to 10 µm by a plating method using copper sulfate. In as silicon oxide film or silicon oxinitride film is formed to a thickness of 1 to 5 µm. An intertayer insulating film comprising silicon oxide formed by plasma CVD using FEOS has an excellent surface flatness. Openings 3030 to 3032 for forming wirings in the interlayer insulating film 3002 are formed. Thereafter, a barrier layer 3003 comprising a tantalum nitride film is formed on the entire surface by sputtering to a thickness of 100 to 200 nm. layer 3004. Thickness of the seed layer is 200 to 800 nm. Then, a Cu layer 3005 is formed to a thickness of 1 other than the plating method, a Cu layer is formed by sputtering and then subject to reflow by thermal treat-Next, an Interlayer Insulating film 3002 such The tantalum nitride film prevents Cu from diffusing. Further, a Cu film is formed by sputtering to form a seed ment at 450 °C to realize the flattening.

prises a grinding particle and an oxidizing agent and an and the seed layer 3007 and the Cu layer 3008 is (Chemical-Mechanical Polishing) method by initiating the polishing from the surface of the Cu plating layer in way, the wiring 3015 comprising the barrier layer 3006 [0283] Next, the surface is flattened through CMP a state shown in Fig.31A and continuing the polishing until the interlayer insulating film 3002 is exposed. Thus, the Cu wiring is formed. The sturry for the CMP comadditive. Alumina or silica is used as the grinding particle. Iron nitrate, hydrogen peroxide or potassium pertodate or the like is used as the oxidizing agent. In this formed. Similarly, the wiring 3016 comprises the barrier layer 3009 and the seed layer 3010 and the Cu layer 3011. Similarly, the wiring 3017 comprises the barrier layer 3012 and the seed layer 3013 and the Cu layer 3014. (Flg.30B).

the drain wirings 3023 to 3025 and the pixel electrode 2703 of the driving circuit 2706 have the same structure ing these wirings 3015 to 3017 is formed from a silicon nitride film or a silicon oxinitride film to a thickness of 100 to 1000nm. Then, source wirings 3019 to 3022 and 3026 are formed. The n-channel type TFT 2701, the p-Then, a second passivation film 3018 coverchannel type TFT 2702 and the n-channel type TFT

22

2705 and the pixel TFT 2704 of the pixel portion 2707 as in the Embodiment 13. Also, the retaining capacitor have the same structure as in the Embodiment 13. 8 EP 1 006 589 A2

31A and 31B, respectively. In Fig.31A, the gate wiring 3015 overlaps with the gate electrode 2534 outside the electrode and the low resistant conductive layer are in through no contact hole. By forming the gate wiring from the Cu wirtng is suitable for a display device such as an from each other. The D-D' cross-section of Fig.28A and the E-E' cross-section of Fig.28B are shown in Figs. Island semiconductor layer 2503. In Fig.31B, the gate wiring 3016 overlaps with the gate electrode 2537 outside the Island semiconductor layer 2506. The gate contact with and electrically conducting with each other the low resistant conductive material in this way, the wiring resistance can be sufficiently lowered. Accordingly, it can be applied to a display device having a pixel portion (display size) of 4 inches class or more. Further, because the Cu wiring has a higher resistance against electromigration than the gate wiring formed using Al, EL display device in which a pixel is driven by an electric The plan views for explaining the B-B' crosssection and the C-C' cross-section of Fig.30C are same as the plan views of Figs.28A and 28B of the Embodiment 13 except that the wiring structures are different 15 5 8

Ciaims

ဗ္ဂ

1. A semiconductor device comprising:

a gate insulating film formed to be in contact a gate electrode formed to be in contact with with the semiconductor layer; and the gate insulating film; wherein: the gate electrode includes: a semiconductor layer;

35

a first layer of the gate electrode made of a with the gate insulating film; and

\$

semiconductor film formed to be in contact electrode formed to be in contact with the first layer the gate a second tayer of of the gate electrode;

the semiconductor layer includes:

45

a first impurity region of one conductivity a channel formation region; ype; and

8

impurity region of the one conductivity type and being in contact with the channel forductivity type sandwiched between the channel formation region and the first a second impurity region of the one conmatton region; and

A semiconductor device comprising:

a gate insulating film formed to be in contact a semiconductor layer;

a gate electrode formed to be in contact with with the semiconductor layer; and the gate insulating film; wherein:

5

the gate electrode Includes:

a first layer of the gate electrode made of a semiconductor film formed to be in contact

of the gate electrode and to be disposed a second layer of the gate electrode formed to be in contact with the first layer with the gate insulating film; and

inside the first layer of the gate electrode;

8

the semiconductor layer includes:

ĸ a first Impurity region of one conductivity a channel formation region; ype; and

8 channel formation region and the first ductivity type sandwiched between the impurity region of the one conductivity type a second Impurity region of the one conand being in contact with the channel formation region; and

સ a part of the second impurity region of the one conductivity type overlaps with the first layer of the gate electrode through the gate Insulating

A semiconductor device comprising:

\$

a semiconductor layer;

\$ a gate electrode formed to be in contact with gate insulating film formed to be in contact with the semiconductor layer; and the gate Insulating film; wherein:

the gate electrode Includes:

8 semiconductor film formed to be in contact a channel length direction shorter than the a first layer of the gate electrode made of a of the gate electrode and having a length in formed to be in contact with the first layer a second layer of the gate electrode with the gate insulating film; and first layer of the gate electrode;

the semiconductor layer includes:

channel formation region;

a first impurity region of one conductivity lype; and

impurity region of the one conductivity type ductivity type sandwiched between the formation region and the first and being in contact with the channel fora second impurity region of the one conmation region; and channel

a part of the second impurity region of the one conductivity type overlaps with the first layer of the gate electrode through the gate insulating

A semiconductor device comprising:

a semiconductor layer;

a gate insufating film formed to be in contact with the semiconductor layer; and

a gate electrode formed to be in contact with the gate insulating film; wherein: the gate electrode has a structure of two layers having different lengths in a channel length direction and Includes: a first layer of the gate electrode made of a semiconductor film formed to be in contact with the gate insurating film; and second layer of the gate electrode formed to be in contact with the first layer of the gate electrode and having a length in the channel length direction shorter than the first layer of the gate electrode;

the semiconductor layer includes:

channel formation region;

a first impurity region of one conductivity

Impurity region of the one conductivity type ductivity type sandwiched between the formation region and the first and being in contact with the channel fora second impurity region of the one conmatton region; and channel

conductivity type overlaps with the first layer of a part of the second impurity region of the one the gate electrode through the gate Insulating A semiconductor device according to any one of claims 1 to 4, wherein: the first impurity region and the second impurity region include impurity elements to give the one conductivity type; and

a concentration of the impurity element of the one conductivity type in the second impurity region is lower than a concentration of the impurity element of the ane conductivity type in the first Impurity region.

A semiconductor device according to any one of claims 1 to 4, wherein: e ë

5 15 a semiconductor layer of the one conductivity ductivity type, and an electrode made up of a semiconductor film formed to be in contact with the semiconductor layer of the one conductivity type, an insulating film formed to be in contact with the semiconductor layer of the one conthe insulating film form a capacitance; and

A semiconductor device comprising: ۲.

type is connected with the first impurity region.

a pixel portion including an n-channel thin film transistor, wherein:

8

a gate electrode of the n-channel thin film transistor includes:

8 a first layer of the gate electrode made of a formed to be in contact with the first layer semiconductor film formed to be in contact a second layer of the gate electrode with a gate insulating film; and of the gate electrode;

a semiconductor layer of the n-channel thin film transistor includes:

a channel formation region;

છ

a first impurity region of one conductivity lype; and

Ş ductivity type sandwiched between the a second impurity region of the one conchannel formation region and the first Impurity region of the one conductivity type and being in contact with the channel formation region; and

a part of the second impurity region of the one the gate electrode through the gate Insulating conductivity type overlaps with the first layer of

A semiconductor device comprising: œ,

8

transistor and a p-channel thin film transistor, a CMOS circuit including an n-channel thin film

18

a gate electrode of the n-channel thin film transistor includes:

a first layer of the gate electrode made of a semiconductor film formed to be in contact

æ

with a gate insulating film; and

formed to be in contact with the first layer a second layer of the gate of the gate electrode; a semiconductor layer of the n-channel thin film transistor includes:

a first impurity region of one conductivity a channel formation region; type; and

ductivity type sandwiched between the channel formation region and the first impurity region of the one conductivity type and being in contact with the channel fora second impurity region of the one conmation region; and

conductivity type overlaps with the first layer of a part of the second impurity region of the one the gate electrode through the gate insulating

A semiconductor device comprising:

6

a pixel portion Including an n-channel thin film transistor; and a CMOS circuit formed with an n-channel thin film transistor and a p-channel thin film transistor, wherein:

a gate electrode of the n-channel thin film transistor includes: a first layer of the gate electrode made of a semiconductor film formed to be in contact with a gate insulating film; and a second layer of the gate electrode formed to be in contact with the first layer of the gate electrode; a semiconductor layer of the n-channel thin film transistor includes:

a first impurity region of one conductivity a channel formation region;

\$

lype; and

ductivity type sandwiched between the channel formation region and the first impurity region of the one conductivity type and being in contact with the channel fora second impurity region of the one conmation region; and a part of the second impurity region of the one conductivity type overlaps with the first layer of the gate electrode through the gate insulating

- of the gate electrode of the n-channel thin film tran-10. A semiconductor device according to any one of sistor is made shorter in a channel length direction claims 7 to 9, wherein a length of the second layer than that of the first layer of the gate electrode.
- 11. A semiconductor device according to any one of claims 7 to 9, wherein:

5

55 made up of a semiconductor film formed to be with the semiconductor layer, and an electrode type, an insulating film formed to be in contact a semiconductor layer of the one conductivity in contact with the insulating film form a capac-

the capacitance is connected with the n-channel or p-channel thin film transistor.

itance; and

- tivity type connects with the semiconductor layer of 12. A semiconductor device according to dalm 11, wherein the semiconductor layer of the one conducthe n-channel or p-channel thin film transistor.
- 8 (Si) and germanium (Ge), or a compound contain-13. A semiconductor device according to any one of trode is made of one kind or plural kinds of elements selected from the group consisting of silicon claims 7 to 9, wherein the first layer of the gate elecing the element as its main ingredient.
- 8 claims 7 to 9, wherein the second layer of the gate electrode is made of one kind or plural kinds of ele-14. A semiconductor device according to any one of nlum (Ti), tantalum (Ta), tungsten (W), and molybdenum (Mo), or a compound containing the ments selected from the group consisting of titaelement as its main ingredient.
- 15. A semiconductor device according to any one of device is one selected from the group consisting of claims 1 to 4 and 7 to 9, wherein the semiconductor a liquid crystal display device, an EL display device, and an image sensor.
- a video camera, a digital camera, a projector, a proection TV, a goggle display, a car navigation sysdevice is one selected from the group consisting of 16. A semiconductor device according to any one of tem, a personal computer, and a portable claims 1 to 4 and 7 to 9, wherein the semiconductor information terminat.

8

જ 17. A method of fabricating a semiconductor device,

a step of forming a semiconductor layer on a

8

a step of forming a first conductive film to be in a step of forming a gate insulating film to be in a step of forming a second conductive film to be in contact with the first conductive film; contact with the semiconductor layer; contact with the gate insulating film;

a step of forming a second layer of a gate eleca first impurity adding step of selectively adding an impurity element of one conductivity type to trade from the second conductive film;

a step of forming a first layer of the gate eleca second impurity adding step of selectively adding an Impurity element of the one conductrode from the first conductive film; and the semiconductor layer:

18. A method of fabricating a semiconductor device, comprising:

8

tivity type to the semiconductor layer.

a step of forming a semiconductor layer on a

a step of forming a gate insulating film to be in a step of forming a first conductive film to be in contact with the semiconductor layer; contact with the gate insulating film;

£

a step of forming a second conductive film to a step of forming a second layer of a gate eleca first impurity adding step of selectively adding be in contact with the first conductive film; trode from the second conductive film;

an Impurity element of one conductivity type to a step of forming a first layer of the gate electhe semiconductor layer;

trode from the first conductive film;

adding an impurity element of the one conduca second Impurity adding step of selectively a step of removing a part of the first layer of the tivity type to the semiconductor layer; and gate electrode.

19. A method of fabricating a semiconductor device,

\$

a step of forming a first semiconductor layer and a second semiconductor layer on a sub-

contact with the first semiconductor layer and a step of forming a first conductive film to be in a step of forming a gate insulating film to be in contact with the gate Insulating film; the second semiconductor layer;

a step of forming a second conductive film to a step of forming a second layer of a gate eleca first impurity adding step of selectively adding be in contact with the first conductive film; trode from the second conductive film;

EP 1 006 589 A2

an impurity element of one conductivity type to

at least the first semiconductor layer;

opposite to the one conductivity type to the

second semiconductor layer;

a step of forming a first layer of the gate elec-

ing an impurity element of a conductivity type

a third impurity adding step of selectively add-

82

pound containing the element as its main ingredi-

according to any one of claims 17 to 20, wherein the semiconductor device is one selected from the group consisting of a liquid crystal display device, 23. A method of fabricating a semiconductor device an EL display device, and an image sensor.

car navigation system, a personal computer, and a 24. A method of fabricating a semiconductor device according to any one of claims 17 to 20, wherein the semiconductor device is one selected from the era, a projector, a projection TV, a goggle display, a group consisting of a video camera, a digital camportable Information terminal.

5 20. A method of fabricating a semiconductor device,

5

adding an impurity element of the one conduc-

a second impurity adding step of selectively tivity type to at least the first semiconductor

trode from the first conductive film;

a step of forming a first semiconductor layer and a second semiconductor layer on a sub-

8 a step of forming a gate insulating film to be in contact with the first semiconductor layer and the second semiconductor layer,

52 a step of forming a second conductive film to a step of forming a first conductive film to be in contact with the gate insulating film;

a first impurity adding step of selectively adding a step of forming a second layer of a gate elecbe in contact with the first conductive film; trode from the second conductive film;

S an impurity element of one conductivity type to ing an impurity element of a conductivity type a third impurity adding step of selectively addopposite to the one conductivity type to the at least the first semiconductor layer;


a step of forming a first layer of the gate eleca second impurity adding step of selectively adding an impurity element of the one conductrode from the first conductive film; second semiconductor layer;


a step of removing a part of the first layer of the gate electrode.


\$


livity type to at least the first semiconductor

- Ş 8 21. A method of fabricating a semiconductor device (Ge), or a compound containing the element as its kind or plural kinds of elements selected from the group consisting of silicon (Si) and germanium according to any one of claims 17 to 20, wherein the first layer of the gate electrode is made of one main Ingredient.
- S the second layer of the gate electrode is made of 22. A method of fabricating a semiconductor device according to any one of claims 17 to 20, wherein one kind or plural kinds of elements selected from the group consisting of titanium (TI), tantalum (Ta), tungsten (W), and molybdenum (Mo), or a com-













ಸ










436, 437, 438, 439, 440, 441, 452, 453, 454, 455, 456: RESIST MASK









8




801, 802, 803, 804, 805, 806: RESIST MASK





EP 1 006 589 A2





\$








Fig. 10A TOP VIEW OF PATE HATRIX CIRCUIT





Fig. 108 TOP VEEW OF CMOS CIRCUIT





ADDITION OF IMPURITY TO GIVE HOTTICAL

1


1


t







EP 1 006 589 A2














1812, 1813, 1814, 1815, 1816, 1817, 1818: LDD REGION




















2402 Fig. 238

2402 2402

2404

2406

2406

2406

2406

2406

2406

2406

2406

2406

2406

2406

2406

2406

2406

2407

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408

2408


2408

2408

2408

2

ន



EP 1 006 589 A2




Fig. 27C Formation of interlayer film/ Formation of source and drain lines




Fig. 28A






Fig. 28B



58







Fig. 30A Formation of interlayer film, blocking layer, Cu seed layer and Cu plated layer










Fig. 31B


Fig. 31A











*			
		**	•